JPH0359609B2 - - Google Patents

Info

Publication number
JPH0359609B2
JPH0359609B2 JP55023060A JP2306080A JPH0359609B2 JP H0359609 B2 JPH0359609 B2 JP H0359609B2 JP 55023060 A JP55023060 A JP 55023060A JP 2306080 A JP2306080 A JP 2306080A JP H0359609 B2 JPH0359609 B2 JP H0359609B2
Authority
JP
Japan
Prior art keywords
transistor
base
output
level
supplied
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP55023060A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56119531A (en
Inventor
Masayuki Komon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP2306080A priority Critical patent/JPS56119531A/ja
Publication of JPS56119531A publication Critical patent/JPS56119531A/ja
Publication of JPH0359609B2 publication Critical patent/JPH0359609B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • H03K19/018Coupling arrangements; Interface arrangements using bipolar transistors only
    • H03K19/01806Interface arrangements
    • H03K19/01812Interface arrangements with at least one differential stage
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003Modifications for increasing the reliability for protection
    • H03K19/00307Modifications for increasing the reliability for protection in bipolar transistor circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
JP2306080A 1980-02-26 1980-02-26 Level converting circuit Granted JPS56119531A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2306080A JPS56119531A (en) 1980-02-26 1980-02-26 Level converting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2306080A JPS56119531A (en) 1980-02-26 1980-02-26 Level converting circuit

Publications (2)

Publication Number Publication Date
JPS56119531A JPS56119531A (en) 1981-09-19
JPH0359609B2 true JPH0359609B2 (enrdf_load_stackoverflow) 1991-09-11

Family

ID=12099878

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2306080A Granted JPS56119531A (en) 1980-02-26 1980-02-26 Level converting circuit

Country Status (1)

Country Link
JP (1) JPS56119531A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4525836A (en) * 1982-12-27 1985-06-25 The Grass Valley Group, Inc. Circuit for converting a logical signal into two balanced logical signals
JP2646786B2 (ja) * 1990-02-27 1997-08-27 日本電気株式会社 半導体出力回路
JP2674344B2 (ja) * 1991-03-12 1997-11-12 日本電気株式会社 レベル変換回路

Also Published As

Publication number Publication date
JPS56119531A (en) 1981-09-19

Similar Documents

Publication Publication Date Title
US5880611A (en) Reset circuit using comparator with built-in hysteresis
US4745304A (en) Temperature compensation for ECL circuits
JPH0449287B2 (enrdf_load_stackoverflow)
EP0590246A2 (en) Power supply dependent input buffer
JPH0359609B2 (enrdf_load_stackoverflow)
KR20000075637A (ko) 전류 리미터 회로
US4528463A (en) Bipolar digital peripheral driver transistor circuit
US5157571A (en) Circuit arrangement for protecting an input of an integrated circuit fed from a supply voltage source from overvoltages
US5394038A (en) Output circuit comprising bipolar transistors for driving CMOS circuit to reduce power consumption of the output circuit and avoid erroneous operation of the CMOS circuit
US5349307A (en) Constant current generation circuit of current mirror type having equal input and output currents
US5266846A (en) Differential circuit implemented by bipolar transistors free from excess base-emitter reverse bias voltage
JPH06245366A (ja) 過電圧保護回路
JPH0230902Y2 (enrdf_load_stackoverflow)
EP0711433B1 (en) Adaptive-output current driver
JPH0513064Y2 (enrdf_load_stackoverflow)
US6259297B1 (en) Protection circuit for power transistor
JP2545374B2 (ja) 定電流源回路を有する差動増幅回路
KR950000978Y1 (ko) 반도체 집적회로의 잡음방지회로
US4189738A (en) Semiconductor integrated circuit device
JP3023484U (ja) 電源回路の出力電圧制御回路における過電流保護回路
JPH0261820B2 (enrdf_load_stackoverflow)
JPH025042B2 (enrdf_load_stackoverflow)
JP2701312B2 (ja) 定電流供給回路
JPH07263970A (ja) 半導体集積回路
JPH02135809A (ja) ドライバー回路