JPH0352255B2 - - Google Patents

Info

Publication number
JPH0352255B2
JPH0352255B2 JP57038257A JP3825782A JPH0352255B2 JP H0352255 B2 JPH0352255 B2 JP H0352255B2 JP 57038257 A JP57038257 A JP 57038257A JP 3825782 A JP3825782 A JP 3825782A JP H0352255 B2 JPH0352255 B2 JP H0352255B2
Authority
JP
Japan
Prior art keywords
output
fet
internal node
input
driver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57038257A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57180232A (en
Inventor
Aran Chaperu Baabara
Eueretsuto Shusutaa Sutanree
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS57180232A publication Critical patent/JPS57180232A/ja
Publication of JPH0352255B2 publication Critical patent/JPH0352255B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Logic Circuits (AREA)
  • Manipulation Of Pulses (AREA)
  • Electronic Switches (AREA)
JP57038257A 1981-04-16 1982-03-12 Driver circuit Granted JPS57180232A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/254,806 US4491748A (en) 1981-04-16 1981-04-16 High performance FET driver circuit

Publications (2)

Publication Number Publication Date
JPS57180232A JPS57180232A (en) 1982-11-06
JPH0352255B2 true JPH0352255B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-08-09

Family

ID=22965658

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57038257A Granted JPS57180232A (en) 1981-04-16 1982-03-12 Driver circuit

Country Status (4)

Country Link
US (1) US4491748A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0063216B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS57180232A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3274696D1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59115615A (ja) * 1982-12-22 1984-07-04 Fujitsu Ltd 半導体回路
US4599708A (en) * 1983-12-30 1986-07-08 International Business Machines Corporation Method and structure for machine data storage with simultaneous write and read
US4656367A (en) * 1985-10-18 1987-04-07 International Business Machines Corporation Speed up of up-going transition of TTL or DTL circuits under high _capacitive load
AU608822B2 (en) * 1987-06-29 1991-04-18 Digital Equipment Corporation Bus transmitter having controlled trapezoidal slew rate
US4804870A (en) * 1987-08-07 1989-02-14 Signetics Corporation Non-inverting, low power, high speed bootstrapped buffer
US4806785A (en) * 1988-02-17 1989-02-21 International Business Machines Corporation Half current switch with feedback
US5030855A (en) * 1990-05-08 1991-07-09 Integrated Device Technology, Inc. Current logic transceiver
US5187394A (en) * 1992-01-13 1993-02-16 Motorola, Inc. Configurable row decoder driver circuit
US5477173A (en) * 1993-07-30 1995-12-19 Santa Barbara Research Center Ultra low power gain circuit (UGC)
US5438283A (en) * 1994-08-11 1995-08-01 Sun Microsystems, Inc. Fast static cascode logic gate
US5917348A (en) * 1997-09-02 1999-06-29 Industrial Technology Research Institute--Computer & Communication Research Labs. CMOS bidirectional buffer for mixed voltage applications
US7053681B2 (en) * 2004-06-09 2006-05-30 Infineon Technologies Ag Comparator and method for amplifying an input signal
US7733135B2 (en) * 2007-10-31 2010-06-08 Texas Instruments Incorporated High side boosted gate drive circuit

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3718826A (en) * 1971-06-17 1973-02-27 Ibm Fet address decoder
US3775693A (en) * 1971-11-29 1973-11-27 Moskek Co Mosfet logic inverter for integrated circuits
GB1375958A (en) * 1972-06-29 1974-12-04 Ibm Pulse circuit
JPS51142951A (en) * 1975-06-04 1976-12-08 Hitachi Ltd Boot strap circuit
US4065678A (en) * 1976-07-02 1977-12-27 Motorola, Inc. Clamped push-pull driver circuit with output feedback
US4081699A (en) * 1976-09-14 1978-03-28 Mos Technology, Inc. Depletion mode coupling device for a memory line driving circuit
US4071783A (en) * 1976-11-29 1978-01-31 International Business Machines Corporation Enhancement/depletion mode field effect transistor driver
US4135102A (en) * 1977-07-18 1979-01-16 Mostek Corporation High performance inverter circuits
US4307308A (en) * 1979-11-19 1981-12-22 Gte Laboratories Incorporated Digital signal conversion circuit
US4381460A (en) * 1980-05-27 1983-04-26 National Semiconductor Corporation Bootstrap driver circuit

Also Published As

Publication number Publication date
DE3274696D1 (en) 1987-01-22
EP0063216B1 (en) 1986-12-10
JPS57180232A (en) 1982-11-06
EP0063216A3 (en) 1984-05-23
EP0063216A2 (en) 1982-10-27
US4491748A (en) 1985-01-01

Similar Documents

Publication Publication Date Title
JP3480830B2 (ja) ドライバ回路
JP2996301B2 (ja) 負荷及び時間適応電流供給ドライブ回路
US4071783A (en) Enhancement/depletion mode field effect transistor driver
JP3415241B2 (ja) 電圧変換器
US4484092A (en) MOS Driver circuit having capacitive voltage boosting
JPH08251014A (ja) ダイナミック論理回路を有する装置及びその装置の製造方法並びに信号の処理方法
JPH0352255B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
WO2000045514A1 (en) Elimination of parasitic bjt current leakage path in logic circuits
JPH06217526A (ja) 半導体集積回路装置の負電荷チャージポンプ回路
JPH0158896B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0427731B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US5055713A (en) Output circuit of semiconductor integrated circuit
US4804870A (en) Non-inverting, low power, high speed bootstrapped buffer
EP0085436B1 (en) Buffer circuits
JP3864243B2 (ja) Ｓｏｉドミノ回路内の寄生バイポーラ動作を除去する方法及びｓｏｉドミノ回路
JPH10173511A (ja) 電圧レベルシフチング回路
JPH09167958A (ja) 混合電圧システムのための出力ドライバ
US4347448A (en) Buffer circuit for semiconductor memory
JPH022238B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US4458337A (en) Buffer circuit
JPH0252460B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0677804A (ja) 出力回路
US4697108A (en) Complementary input circuit with nonlinear front end and partially coupled latch
JPH0217967B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH07134896A (ja) 半導体メモリ装置のバッファ回路