JPH0350892A - Manufacture of conductive metal-foil-clad multilayer circuit board - Google Patents
Manufacture of conductive metal-foil-clad multilayer circuit boardInfo
- Publication number
- JPH0350892A JPH0350892A JP18717989A JP18717989A JPH0350892A JP H0350892 A JPH0350892 A JP H0350892A JP 18717989 A JP18717989 A JP 18717989A JP 18717989 A JP18717989 A JP 18717989A JP H0350892 A JPH0350892 A JP H0350892A
- Authority
- JP
- Japan
- Prior art keywords
- conductive metal
- circuit board
- metal foil
- mold
- foil
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 14
- 229910052751 metal Inorganic materials 0.000 claims abstract description 35
- 239000002184 metal Substances 0.000 claims abstract description 35
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims abstract description 34
- 239000011888 foil Substances 0.000 claims abstract description 31
- 239000011889 copper foil Substances 0.000 claims abstract description 29
- 238000000034 method Methods 0.000 claims abstract description 17
- 238000010438 heat treatment Methods 0.000 abstract description 6
- 238000000465 moulding Methods 0.000 abstract description 5
- 230000037303 wrinkles Effects 0.000 abstract description 5
- -1 polyethylene terephthalate Polymers 0.000 abstract description 2
- 229920000139 polyethylene terephthalate Polymers 0.000 abstract description 2
- 239000005020 polyethylene terephthalate Substances 0.000 abstract description 2
- 239000000463 material Substances 0.000 abstract 1
- 229910052802 copper Inorganic materials 0.000 description 6
- 239000010949 copper Substances 0.000 description 6
- 238000001259 photo etching Methods 0.000 description 3
- 239000011347 resin Substances 0.000 description 3
- 229920005989 resin Polymers 0.000 description 3
- 238000005553 drilling Methods 0.000 description 2
- 238000003475 lamination Methods 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 241000269821 Scombridae Species 0.000 description 1
- 229910000831 Steel Inorganic materials 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 150000001879 copper Chemical class 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- JEIPFZHSYJVQDO-UHFFFAOYSA-N iron(III) oxide Inorganic materials O=[Fe]O[Fe]=O JEIPFZHSYJVQDO-UHFFFAOYSA-N 0.000 description 1
- 235000020640 mackerel Nutrition 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000004321 preservation Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 238000010186 staining Methods 0.000 description 1
- 239000010959 steel Substances 0.000 description 1
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
【発明の詳細な説明】
[発明の目的]
(産業上の利用分野)
本発明は導電性金属箔張り多層回路板の製造方法の改良
に関する。DETAILED DESCRIPTION OF THE INVENTION [Object of the Invention] (Industrial Field of Application) The present invention relates to an improvement in a method for manufacturing a conductive metal foil-clad multilayer circuit board.
(従来の技術)
たとえば電子機器類のコンパクト化などに対応して、そ
れら電子機器類に使用される印〒り回路板の小形化乃至
回路パターンの高密度化が図られている。つまり、印刷
回路板においては、回路パターンの多層化(多層回路板
)が進められている。(Prior Art) For example, in response to the miniaturization of electronic equipment, efforts are being made to make the printed circuit boards used in these electronic equipment smaller and to increase the density of circuit patterns. That is, in printed circuit boards, the number of layers of circuit patterns (multilayer circuit boards) is increasing.
しかして、この種の多層回路板は、一般に次のようにし
て製造されている。すなわち、片面もしくは両面に銅箔
など導電性金属箔を張り合せた絶縁性支持板を用意し、
この金属箔を張り合せた絶縁性支持板に所要のガイド孔
を穿設する一方、前記金属箔にフォトエツチング処理を
施して所要の回路パターンを形成して先ず内層回路板を
得る。次いで第4図に断面的に示す如く、上記内層回路
数(la)もしくはこの内層回路板をプリプレグ層を介
して順次位置決めシナガラ組み合せた後、加熱。However, this type of multilayer circuit board is generally manufactured as follows. In other words, prepare an insulating support plate with conductive metal foil such as copper foil laminated on one or both sides,
Required guide holes are bored in the insulating support plate laminated with the metal foil, and the metal foil is photo-etched to form a required circuit pattern, thereby obtaining an inner layer circuit board. Next, as shown in cross section in FIG. 4, the number of inner layer circuits (la) or this inner layer circuit board are sequentially positioned and assembled together via prepreg layers, and then heated.
加圧成形した多層型内層回路板(1b)の主面上に、プ
リプレグ層2を介して金属箔たとえば銅箔3を重ね合せ
、加圧成形して第5図に断面的に示すような銅箔張り多
層回路板4を先ず得る。なお、図において5は内層回路
パターンを示す。上記によって得た銅箔張り多層回路板
4に、所要のスルホール穿設加工を施した後、前記外表
面に配設されている銅箔3に、フォトエツチング処理を
施して所要の回路パターンを形成し、さらに前記穿設し
たスルホールに化学めっきなどにより所要のスルホール
接続層を設け、所望の多層型回路板を得ている。A metal foil, such as a copper foil 3, is overlaid on the main surface of the pressure-formed multilayer inner layer circuit board (1b) with the prepreg layer 2 in between, and the pressure-formed copper foil is A foil-covered multilayer circuit board 4 is first obtained. In addition, in the figure, 5 indicates an inner layer circuit pattern. After performing the required through-hole drilling process on the copper foil-covered multilayer circuit board 4 obtained above, the copper foil 3 disposed on the outer surface is subjected to a photoetching process to form a required circuit pattern. Furthermore, a required through-hole connection layer is provided in the drilled through-holes by chemical plating or the like to obtain a desired multilayer circuit board.
(発明が解決しようとする課題)
しかし上記導電性金属箔たとえば銅箔張り多層回路板の
製造方法には次のような不都合が往々認められる。すな
わち、内層回路板1a(lb)の主面上にプリプレグ層
2を介して銅箔3を重ね合せ、加熱、加圧成形した場合
、プリプレグ層2端面から流出した樹脂が銅箔3の外表
面に骨管し、銅箔3のフォトエツチング処理により形成
する回路パターンがショートすると言う問題が先ずある
。さらに、前記加圧成形により銅箔3に皺が生じ易く微
細な回路パターンの形成が困難なことや露出する銅箔3
面が作業者の指紋などにより酸化(錆の発生)し易く取
扱いに過分な注意を要すると言う問題がある。(Problems to be Solved by the Invention) However, the following disadvantages are often found in the method for manufacturing multilayer circuit boards covered with conductive metal foil, such as copper foil. That is, when the copper foil 3 is overlaid on the main surface of the inner layer circuit board 1a (lb) via the prepreg layer 2 and heated and pressure-molded, the resin flowing out from the end surface of the prepreg layer 2 is transferred to the outer surface of the copper foil 3. First, there is the problem that the circuit pattern formed by photoetching the copper foil 3 may short-circuit. Furthermore, the pressure forming process tends to cause wrinkles in the copper foil 3, making it difficult to form fine circuit patterns, and exposing the copper foil 3.
There is a problem in that the surface is easily oxidized (rust occurs) due to operator's fingerprints, etc., and excessive care is required when handling it.
[発明の構成]
(課題を解決するための手段)
本発明は上記事情に対処してなされたもので、内層回路
板の主面上にプリプレグ層を介して銅箔を重ね合せ、加
圧成形する導電性金属箔張り多層回路板の製造方法にお
いて、前記導電性金属箔の外表面上に離型性フィルムを
配設しておくことを特徴とする。[Structure of the Invention] (Means for Solving the Problems) The present invention has been made in response to the above-mentioned circumstances, and consists of stacking copper foil on the main surface of an inner layer circuit board via a prepreg layer, and forming the copper foil under pressure. The method for manufacturing a multilayer circuit board covered with conductive metal foil is characterized in that a releasable film is disposed on the outer surface of the conductive metal foil.
(作 用)
上記手段においては、内層回路板にブリプレ、グ層を介
して積層一体化する導7ヒ性金属箔の外表面(非接合面
)上に、予め離型性フィルムを配設して加圧成形するた
め、前記導電性金属箔は皺など生ずることなく一体化さ
れる。しかも製造工程などにおいては、前記離型性フィ
ルムが汚損などに対して保護作用を果す一方、導電性金
属箔の回路パターン化時には容易に剥離除去し得る。(Function) In the above means, a releasable film is disposed in advance on the outer surface (non-bonding surface) of the conductive metal foil that is laminated and integrated with the inner layer circuit board via the bulging layer. Since the conductive metal foil is press-formed using the same method, the conductive metal foil can be integrated without wrinkles or the like. Furthermore, during the manufacturing process, the releasable film has a protective effect against staining, etc., and can be easily peeled off and removed when forming a circuit pattern on the conductive metal foil.
(実施例)
以下第1図乃至第3図を参照して本発明の詳細な説明す
る。第1図乃至第3図は、本発明に係る製造方法の各工
程の態様を模式的に示した断面図である。先ず、両面に
導電性金属箔たとえば銅箔を張り合せた絶縁性支持板を
用意し、この銅箔を張り合せた絶縁性支持板に所要のガ
イド孔を穿設する一方、前記銅箔にフォトエツチング処
理を施して所要の回路パターンを形成した内層回路板を
得る。一方、導電性金属箔たとえば銅箔3の光沢面(非
接管面)・・・通常裏面(被接管面)は酸化処理され非
光沢面をなしている・・・に離型性フィルムたとえばポ
リエチレンテレフタレートフィルム6を接着剤などで張
り合せたものを用意する。(Example) The present invention will be described in detail below with reference to FIGS. 1 to 3. 1 to 3 are cross-sectional views schematically showing aspects of each step of the manufacturing method according to the present invention. First, an insulating support plate with conductive metal foil such as copper foil pasted on both sides is prepared, and required guide holes are bored in the insulating support plate with the copper foil pasted on, while a photo is inserted into the copper foil. An inner layer circuit board having a desired circuit pattern formed by etching is obtained. On the other hand, the shiny surface (non-pipe surface) of the conductive metal foil, such as the copper foil 3...usually the back surface (the surface of the pipe to be contacted) is oxidized to form a non-glossy surface...is coated with a release film such as polyethylene terephthalate. A film 6 pasted together with an adhesive or the like is prepared.
次いで第2図に示す如く、上記用意した内層回路板(l
a)主面上に、プリプレグ層2を介して同じく上記用意
した離型性フィルム付き銅箔3aを重ね合せ、前記内層
回路板(la)のガイド孔を利用して位置決めし、所要
の加熱、加圧成形を施すことにより第3図に断面的に示
すような銅箔張り多層回路板4aを得る。Next, as shown in FIG.
a) Lay the above-prepared copper foil 3a with a releasable film on the main surface via the prepreg layer 2, position it using the guide hole of the inner layer circuit board (la), and apply the necessary heating. By performing pressure molding, a copper foil-clad multilayer circuit board 4a as shown in cross section in FIG. 3 is obtained.
上記により得られた鋼箔張り多層回路板4aは、加熱、
加圧成形過程において銅箔3の表面が離型性フィルム6
で被覆されているため、たとえばプリプレグ層2から樹
脂が流出しても、銅箔3自体の表面に付告することもな
くなる。また前記銅箔3の表面は離型性フィルム6で被
覆され、離型性フィルム付き銅箔3a(複合体)を構成
し固定、補強されているため、加熱、加圧成形過程にお
いて皺など発生することも防止される。しかして、この
銅箔張り多層回路板4aは、前記剥離性フィルム6を剥
がし取り、所要のスルホール穿設加工を施した後、銅箔
3にフォトエツチング処理を施して所要の回路パターン
を形成し、さらに穿設したスルホールに化学めっきなど
により所要のスルホール接続層を設けることにより、所
望の多層型回路板を得ることができる。The steel foil-clad multilayer circuit board 4a obtained above is heated,
During the pressure molding process, the surface of the copper foil 3 becomes a releasable film 6.
For example, even if the resin flows out from the prepreg layer 2, it will not be attached to the surface of the copper foil 3 itself. In addition, the surface of the copper foil 3 is covered with a releasable film 6 to form a releasable film-coated copper foil 3a (composite), which is fixed and reinforced, so wrinkles may occur during the heating and pressure forming process. It is also prevented that Thus, this copper foil-covered multilayer circuit board 4a is obtained by peeling off the releasable film 6, drilling the required through holes, and then photo-etching the copper foil 3 to form a desired circuit pattern. A desired multilayer circuit board can be obtained by further providing a required through-hole connection layer on the drilled through-holes by chemical plating or the like.
なお、上記ではガイドピンを用い位置決めする手段(ピ
ンラミネーション法)で銅箔張り多層板を製造する例を
示したが、ガイドピンを用いずに位置決めする手段(マ
スラミネーション法)で銅箔張り多層板を製造してもよ
い。また、内層回路板を複数枚内蔵させた構成の銅箔張
り多層膜を製造することもできる。さらに、導電性金属
箔として上記では、銅箔を例示したが銅箔に限らずたと
えばアルミニウム箔などであってもよい。In addition, although the above example shows an example of manufacturing a copper foil-clad multilayer board by means of positioning using guide pins (pin lamination method), it is also possible to manufacture a copper foil-clad multilayer board by means of positioning without using guide pins (mass lamination method). A board may also be manufactured. Further, it is also possible to manufacture a copper foil-clad multilayer film having a structure in which a plurality of inner layer circuit boards are built-in. Furthermore, although copper foil is exemplified above as the conductive metal foil, it is not limited to copper foil, and may be, for example, aluminum foil.
[発明の効果]
上記のように、本発明に係る導電性金属箔張り多層回路
板の製造方法によれば、内層回路板の主面上にプリプレ
グ層を介して剥離性フィルム付き導電性金属箔を重ね合
せ、加熱、加圧成形する。[Effects of the Invention] As described above, according to the method for manufacturing a conductive metal foil-covered multilayer circuit board according to the present invention, a conductive metal foil with a peelable film is placed on the main surface of an inner layer circuit board via a prepreg layer. are layered, heated, and pressure-molded.
しかして、この加熱、加圧成形によりプリプレグ層端面
から樹脂が流出しても、導電性金属箔面に直接付着しな
いので、剥離性フィルムを剥離して導電性金属箔をフォ
トエツチング処理し、形成した回路パターンにショート
、断線が発生すると言う問題は全面的になくなる。さら
に、加熱、加圧成形において、導電性金属箔に皺が生じ
るのも防止されるため、微細な回路パターンの形成も可
能であり、また剥離性フィルム付きの段階では、導電性
金属箔面が作業者の指紋などによる酸化(鯖の発生)な
ども防止されるため保存管理も容易である。Even if the resin flows out from the end face of the prepreg layer due to this heating and pressure molding, it will not directly adhere to the conductive metal foil surface, so the peelable film is peeled off and the conductive metal foil is photoetched. This completely eliminates the problem of short circuits and disconnections occurring in circuit patterns. Furthermore, since wrinkles are prevented from forming on the conductive metal foil during heating and pressure forming, it is possible to form fine circuit patterns. Preservation management is also easy because it prevents oxidation (growth of mackerel) caused by the fingerprints of workers.
第1図乃至第3図は、本発明に係る製造方法の各工程の
態様を模式的に示したもので、第1図は剥離性フィルム
付き導電性金属箔の構成断面図、第2図は内層回路板、
プリプレグ層および剥離性フィルム付き導電性金属箔を
重ね合せた状態を示す断面図、第3図は製造された導電
性金属箔張り多層板の断面図、第4図および第5図は従
来の製造方法における各工程の態様を模式的に示したも
ので、第4図は内層回路板、プリプレグ層および導電性
金属箔を重ね合せた状態を示す断面図、第5図は製造さ
れた導電性金属箔張り多層板の断面図である。
la、 lb・・・内層回路板
2・・・・・・・・・プリプレグ層
3・・・・・・・・・導電性金属箔
3a・・・・・・・・・剥離性フィルム付き導電性金属
箔4.4a・・・・・・導電性金属箔張り多層板5・・
・・・・・・・内層回路パターン6・・・・・・・・・
剥離性フィルム1 to 3 schematically show aspects of each step of the manufacturing method according to the present invention, FIG. 1 is a cross-sectional view of the structure of the conductive metal foil with a peelable film, and FIG. inner layer circuit board,
A cross-sectional view showing a state in which a prepreg layer and a conductive metal foil with a peelable film are superimposed, FIG. 3 is a cross-sectional view of the manufactured conductive metal foil-clad multilayer board, and FIGS. 4 and 5 are conventional manufacturing methods. The aspects of each step in the method are schematically shown. Fig. 4 is a cross-sectional view showing a state in which the inner layer circuit board, prepreg layer and conductive metal foil are stacked, and Fig. 5 is a cross-sectional view showing the state in which the inner layer circuit board, prepreg layer and conductive metal foil are stacked. FIG. 2 is a cross-sectional view of a foil-clad multilayer board. la, lb... Inner layer circuit board 2... Prepreg layer 3... Conductive metal foil 3a... Conductive with peelable film Conductive metal foil 4.4a... Conductive metal foil-covered multilayer board 5...
・・・・・・Inner layer circuit pattern 6・・・・・・・・・
peelable film
Claims (1)
合せ、加圧成形する導電性金属箔張り多層回路板の製造
方法において、 前記導電性金属箔の外表面上に離型性フイルムを配設し
ておくことを特徴とする導電性金属箔張り多層回路板の
製造方法。[Scope of Claims] A method for manufacturing a conductive metal foil-clad multilayer circuit board, in which a copper foil is laminated on the main surface of an inner layer circuit board via a prepreg layer and then pressure-formed, comprising: an outer surface of the conductive metal foil; A method for producing a multilayer circuit board covered with conductive metal foil, comprising disposing a releasable film thereon.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18717989A JPH0350892A (en) | 1989-07-19 | 1989-07-19 | Manufacture of conductive metal-foil-clad multilayer circuit board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18717989A JPH0350892A (en) | 1989-07-19 | 1989-07-19 | Manufacture of conductive metal-foil-clad multilayer circuit board |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0350892A true JPH0350892A (en) | 1991-03-05 |
Family
ID=16201490
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18717989A Pending JPH0350892A (en) | 1989-07-19 | 1989-07-19 | Manufacture of conductive metal-foil-clad multilayer circuit board |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0350892A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20020006837A (en) * | 2000-07-13 | 2002-01-26 | 김중신 | Cigarettes |
WO2011118040A1 (en) | 2010-03-26 | 2011-09-29 | 日本たばこ産業株式会社 | Cigarette with increased volatile-flavor delivery |
JP2013115316A (en) * | 2011-11-30 | 2013-06-10 | Shin Etsu Polymer Co Ltd | Manufacturing method of wiring board |
-
1989
- 1989-07-19 JP JP18717989A patent/JPH0350892A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20020006837A (en) * | 2000-07-13 | 2002-01-26 | 김중신 | Cigarettes |
WO2011118040A1 (en) | 2010-03-26 | 2011-09-29 | 日本たばこ産業株式会社 | Cigarette with increased volatile-flavor delivery |
JP2013115316A (en) * | 2011-11-30 | 2013-06-10 | Shin Etsu Polymer Co Ltd | Manufacturing method of wiring board |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6293998B2 (en) | Multilayer circuit board manufacturing method and multilayer circuit board manufactured by the manufacturing method | |
EP1180920A2 (en) | Circuit board and method of manufacturing same | |
EP1166353A1 (en) | Laminate for multi-layer printed circuit | |
JPH11186698A (en) | Manufacture of circuit board, and circuit board | |
US6887560B2 (en) | Multilayer flexible wiring circuit board and its manufacturing method | |
JP2006049660A (en) | Manufacturing method of printed wiring board | |
KR20000074048A (en) | A printed circuit board and method of fabricating thereof | |
JPH0350892A (en) | Manufacture of conductive metal-foil-clad multilayer circuit board | |
JP2621710B2 (en) | Method for manufacturing curved multilayer wiring board | |
JP4070429B2 (en) | Rigid flex printed wiring board and manufacturing method thereof | |
JP3583241B2 (en) | Manufacturing method of metal foil clad laminate and manufacturing method of printed wiring board | |
KR20000058317A (en) | Multi layer PCB and making method the same | |
JPS6247199A (en) | Manufacture of inner layer circuit board for multilayer circuit board | |
JPH10313152A (en) | Circuit board | |
JP3594765B2 (en) | Manufacturing method of multilayer printed wiring board | |
JPH06224553A (en) | Manufacture of multilayer printed board | |
JPH0545079B2 (en) | ||
JPH03194998A (en) | Manufacture of multilayer circuit board | |
JPH10313177A (en) | Manufacture of multilayered printed wiring board | |
JP2006196567A (en) | Method for manufacturing circuit formation substrate | |
JP3649109B2 (en) | Multilayer printed wiring board and manufacturing method thereof | |
KR20170052527A (en) | Laminated body for manufacturing printed wiring board, method for manufacturing laminated body for manufacturing printed wiring board, and method for manufacturing printed wiring board | |
JPH03160785A (en) | Manufacture of multilayer board | |
JPH0529763A (en) | Manufacture of multilayer copper clad laminated board | |
JPH11261235A (en) | Multilayer printed wiring board |