JPH0348538B2 - - Google Patents

Info

Publication number
JPH0348538B2
JPH0348538B2 JP58228123A JP22812383A JPH0348538B2 JP H0348538 B2 JPH0348538 B2 JP H0348538B2 JP 58228123 A JP58228123 A JP 58228123A JP 22812383 A JP22812383 A JP 22812383A JP H0348538 B2 JPH0348538 B2 JP H0348538B2
Authority
JP
Japan
Prior art keywords
task
command
register
executed
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58228123A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60118939A (ja
Inventor
Toshimitsu Nakade
Masaru Kuki
Hirotake Hayashi
Takaaki Uno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP58228123A priority Critical patent/JPS60118939A/ja
Publication of JPS60118939A publication Critical patent/JPS60118939A/ja
Publication of JPH0348538B2 publication Critical patent/JPH0348538B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
JP58228123A 1983-11-30 1983-11-30 マルチ・タスク制御用デバイス Granted JPS60118939A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58228123A JPS60118939A (ja) 1983-11-30 1983-11-30 マルチ・タスク制御用デバイス

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58228123A JPS60118939A (ja) 1983-11-30 1983-11-30 マルチ・タスク制御用デバイス

Publications (2)

Publication Number Publication Date
JPS60118939A JPS60118939A (ja) 1985-06-26
JPH0348538B2 true JPH0348538B2 (enrdf_load_html_response) 1991-07-24

Family

ID=16871568

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58228123A Granted JPS60118939A (ja) 1983-11-30 1983-11-30 マルチ・タスク制御用デバイス

Country Status (1)

Country Link
JP (1) JPS60118939A (enrdf_load_html_response)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7380406B2 (ja) * 2020-04-28 2023-11-15 株式会社デンソー リアルタイム演算処理装置
JP7338548B2 (ja) * 2020-04-28 2023-09-05 株式会社デンソー リアルタイム演算処理装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5716950U (enrdf_load_html_response) * 1980-07-03 1982-01-28
JPS57131580U (enrdf_load_html_response) * 1981-02-06 1982-08-16

Also Published As

Publication number Publication date
JPS60118939A (ja) 1985-06-26

Similar Documents

Publication Publication Date Title
US5168566A (en) Multi-task control device for central processor task execution control provided as a peripheral device and capable of prioritizing and timesharing the tasks
CN100429625C (zh) 实时内部简易监视方法
US6769121B1 (en) Program execution device and process migrating method thereof and storage medium which stores process migration control program
JP2002533807A (ja) 割込み／ソフトウエア制御スレッド処理
JP3113841B2 (ja) 並列トランザクション処理システム
JP2005056067A (ja) Ｄｍａ転送制御装置
CA1304513C (en) Multiple i/o bus virtual broadcast of programmed i/o instructions
US5530871A (en) Asynchronous input and output control system
US6209001B1 (en) Back-up system capable of performing back-up operation at optional time
EP0285634B1 (en) Method to execute two instruction sequences in an order determined in advance
JPH0376500B2 (enrdf_load_html_response)
JPH0348538B2 (enrdf_load_html_response)
JPH0376499B2 (enrdf_load_html_response)
JPH0376497B2 (enrdf_load_html_response)
JPH0376498B2 (enrdf_load_html_response)
JPS63305445A (ja) 電源切断時のデ−タ書込み方式
JPH0519179B2 (enrdf_load_html_response)
JPS60163133A (ja) マルチ・タスク制御素子
JP2998721B2 (ja) 並列処理プログラムとコプロセッサとの間の排他制御方法およびその排他制御機能を有する計算システム
JPS60114942A (ja) マルチ・タスク制御用デバイス
JPS60215249A (ja) マルチ・タスク制御素子を内蔵したコンピユ−タ周辺装置
JP2571260B2 (ja) 論理時計による動作環境選択処理方式
JPH07111711B2 (ja) 処理終了割込制御システム
JPS63137350A (ja) チヤネルプログラム実行制御方式
JPH0424733B2 (enrdf_load_html_response)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees