JPH0343720Y2 - - Google Patents

Info

Publication number
JPH0343720Y2
JPH0343720Y2 JP6284487U JP6284487U JPH0343720Y2 JP H0343720 Y2 JPH0343720 Y2 JP H0343720Y2 JP 6284487 U JP6284487 U JP 6284487U JP 6284487 U JP6284487 U JP 6284487U JP H0343720 Y2 JPH0343720 Y2 JP H0343720Y2
Authority
JP
Japan
Prior art keywords
tab
semiconductors
resin
lead
lead frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP6284487U
Other languages
Japanese (ja)
Other versions
JPS63170955U (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP6284487U priority Critical patent/JPH0343720Y2/ja
Publication of JPS63170955U publication Critical patent/JPS63170955U/ja
Application granted granted Critical
Publication of JPH0343720Y2 publication Critical patent/JPH0343720Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Packaging Frangible Articles (AREA)

Description

【考案の詳細な説明】 <産業上の利用分野> 本考案は内部にダイオード、トランジスタある
いはメモリなどの集積回路(以下半導体類と称
す)を気密収納保持するキヤビテイを有するキヤ
ビテイパツケージに用いられる樹脂容器に関す
る。
[Detailed description of the invention] <Industrial application field> This invention is a resin used for a cavity package that has a cavity for airtightly storing and holding integrated circuits (hereinafter referred to as semiconductors) such as diodes, transistors, or memories. Regarding containers.

<従来の技術> 半導体類のパツケージ方式として現在主流とな
つているプラスチツクパツケージは半導体類を予
め装着したリードフレームを上下両金型間に配置
するとともに両型面に形成されるキヤビテイ内に
溶融樹脂を注入する方法により製されている。し
かしながらこの方法では樹脂封入中に半導体類が
溶融樹脂と直接接触することにより高温高圧の状
態におかれるため場合によつてはリード端子と半
導体類の電極を結んだワイヤが切れたりする事が
ある。
<Prior art> Plastic packaging, which is currently the mainstream packaging method for semiconductors, involves placing a lead frame with semiconductors pre-installed between upper and lower molds, and injecting molten resin into cavities formed on both mold surfaces. It is manufactured using a method of injecting. However, with this method, the semiconductors come into direct contact with the molten resin during resin encapsulation and are exposed to high temperature and pressure, so in some cases the wires connecting the lead terminals and the electrodes of the semiconductors may break. .

このようなモールド法の欠点を改良するために
半導体類を装着したリードフレームを内部に空洞
(キヤビテイ)を形成する2個の樹脂成形品で挟
んで合体する方法(特開昭51−98969号公報、特
公昭58−185号公報)が提案されている。
In order to improve the drawbacks of such a molding method, a method is proposed in which a lead frame with semiconductors mounted thereon is sandwiched between two resin molded products that form a cavity inside (Japanese Unexamined Patent Publication No. 51-98969). , Special Publication No. 58-185) has been proposed.

<考案が解決しようとする問題点> しかしながら、かゝる方法においては半導体類
は閉ざされた空間に宙吊りの状態になつているた
め作動時に半導体類から出る熱の放熱が悪く、ま
た半導体類を固定するリードフレームのタブは第
3図に示すように通常2本のタブ吊り9によつて
支承されているだけであるので半導体類の電極と
リード端子7を結ぶワイヤが振動などにより切断
したり、あるいはまたタブ吊りに隣接したリード
端子が接触し易いという欠点があつた。
<Problems to be solved by the invention> However, in such a method, the semiconductors are suspended in a closed space, so the heat emitted from the semiconductors during operation is poorly dissipated, and the semiconductors are Since the tab of the lead frame to be fixed is normally only supported by two tab hangers 9 as shown in Fig. 3, the wire connecting the electrode of the semiconductor and the lead terminal 7 may be broken due to vibration or the like. Another drawback is that the lead terminals adjacent to the tab hanger tend to come into contact with each other.

本考案はかゝる状態に鑑みなされたものであつ
て耐振動性、放熱性ならびに信頼性にすぐれた半
導体パツケージを提供することを目的とする。
The present invention was devised in view of the above situation, and an object of the present invention is to provide a semiconductor package with excellent vibration resistance, heat dissipation performance, and reliability.

<問題点を解決するための手段> すなわち本考案は半導体類を収納する窪みを有
する2個一組からなる熱可塑性樹脂板状成形容器
により、タブ面を他のリード面より低くなしたタ
ブ面に半導体類を装着したリードフレームを挟み
加熱融合合体することからなる半導体パツケージ
用樹脂容器において、一方の容器の窪みに前記タ
ブのタブ吊りを両側から挟持可能な突起を設けた
ことを特徴とする。
<Means for Solving the Problems> In other words, the present invention uses a thermoplastic resin plate-shaped molded container consisting of a pair of two containers each having a recess for accommodating semiconductors, and the tab surface is lower than the other lead surfaces. A resin container for a semiconductor package, which is made by sandwiching a lead frame on which a semiconductor is mounted and heat-fusion-bonding the two, characterized in that a recess of one container is provided with a protrusion capable of holding the tab suspension of the tab from both sides. .

以下本考案を実施例を示す図面を参照しながら
説明すれば、第1図および第2図は本考案に係る
板状成形容器の内の一方を示したものであつて、
中央部に半導体類を収納するための窪み2が形成
されており、この窪みには1個の大突起4と4個
の小突起3が形成されている。かゝる板状成形容
器はポリフエニレンオキサイドあるいはサルフア
イド樹脂、ポリスルホン樹脂といつた熱可塑性樹
脂を射出成形することによつて製される。もう一
方の平状成形容器の形状としては通常の半導体類
の場合には窪み2だけを設けたものでよいが、
EPROMのようなメモリ素子の場合には中央部に
紫外線透過ガラスの窓を設けたものが用いられ
る。5は合体時に溶融した樹脂の一部が流れこむ
ための樹脂溜である。
The present invention will be described below with reference to drawings showing embodiments. FIGS. 1 and 2 show one of the plate-shaped molded containers according to the present invention,
A depression 2 for storing semiconductors is formed in the center, and one large projection 4 and four small projections 3 are formed in this depression. Such a plate-shaped molded container is manufactured by injection molding a thermoplastic resin such as polyphenylene oxide, sulfide resin, or polysulfone resin. As for the shape of the other flat molded container, in the case of ordinary semiconductors, it is sufficient to have only the depression 2.
In the case of a memory device such as an EPROM, a device with an ultraviolet-transparent glass window in the center is used. 5 is a resin reservoir into which a portion of the melted resin flows during coalescence.

第3図および第4図は本考案に用いられる代表
的なリードフレームの形状を示したもので半導体
類10を固定するためのタブ8がタブ吊り9によ
つて支承されている。
3 and 4 show the shape of a typical lead frame used in the present invention, in which a tab 8 for fixing a semiconductor 10 is supported by a tab hanger 9. FIG.

タブ上の半導体類の電極とリードは金の細線等
により接続されるがその距離をできるだけ短かく
するためにタブ面は通常他のリード面より0.2〜
0.5mm低くなるように設定されている。(第4図)。
The electrodes and leads of semiconductors on the tab are connected by thin gold wires, etc., but in order to keep the distance as short as possible, the tab surface is usually 0.2 to 0.2 to
It is set to be 0.5mm lower. (Figure 4).

このようにして半導体類を装着したリードフレ
ームは内側表面を熱風などにより加熱溶融した2
個の板状成形容器で挟みこんで融合合体される。
合体された半導体パツケージはその後リードフレ
ームの外枠をカツトするとともに成形容器外のリ
ードを折り曲げて製品とされる。
The inner surface of the lead frame with semiconductors mounted in this way is heated and melted with hot air.
They are sandwiched between two plate-shaped molded containers and fused together.
The combined semiconductor package is then made into a product by cutting the outer frame of the lead frame and bending the leads outside the molded container.

第5図および第6図はこのようにして得られた
半導体パツケージの内部の状態を示したもので小
突起3は両側からタブ吊り9を挟持可能な位置に
配置される。
FIGS. 5 and 6 show the internal state of the semiconductor package thus obtained, and the small protrusions 3 are arranged at positions where the tab hangers 9 can be held from both sides.

小突起3の形状としては直径が1〜3mmの円柱
体が好ましいが円錐状、角柱状突起でもかまわな
い。また小突起3の高さは窪み2の深さに等しい
か、それより僅かに低く設定される。タブ吊9お
よびタブ吊に近接するリード7は通常合体時の熱
により小突起に溶着するが単に当接したものであ
つてもよい。
The shape of the small protrusion 3 is preferably a cylinder with a diameter of 1 to 3 mm, but a conical or prismatic protrusion may also be used. Further, the height of the small protrusion 3 is set to be equal to or slightly lower than the depth of the depression 2. The tab hanger 9 and the lead 7 adjacent to the tab hanger are usually welded to the small protrusion due to the heat generated when they are combined, but they may simply be in contact with each other.

なお第1図および第2図に示す大突起4は合体
時にタブ8の裏面に溶着しており半導体類が振動
することを防ぎまた熱放散を助長するため設けら
れる。
The large protrusion 4 shown in FIGS. 1 and 2 is welded to the back surface of the tab 8 when assembled, and is provided to prevent the semiconductor from vibrating and to promote heat dissipation.

実際に本考案に係る成形容器を用いて半導体類
を封止した場合の振動試験においてはボンデング
ワイヤの断線あるいはリードのシヨートは皆無で
あつた。
In a vibration test in which semiconductors were actually sealed using the molded container according to the present invention, there were no bonding wire breaks or lead shorts.

これに対し小突起を設けない成形容器を用いた
場合は約20%の不良が発生することが認められ
た。
In contrast, when a molded container without small protrusions was used, approximately 20% of defects were observed.

<考案の効果> 以上説明から明らかなように本考案になれば耐
振動性にすぐれた半導体類のキヤビテイパツケー
ジが可能になつた。
<Effects of the invention> As is clear from the above explanation, the present invention has made it possible to create a cavity package for semiconductors with excellent vibration resistance.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案にかゝる熱可塑性板状成形容器
の平面図、第2図は第1図のA−A断面図、第3
図はリードフレームの平面図、第4図は第3図の
B−B端面図、第5図は半導体封止品の内部を示
す一部欠載平面図、第6図はタブと小突起の位置
関係を示す拡大断面図である。 符号の説明、1……板状成形容器、2……窪
み、3……小突起、4……大突起、5……樹脂
溜、6……リードフレーム、7……リード、8…
…タブ、9……タブ吊、10……半導体素子、1
1……ワイヤ、12……窓部。
Fig. 1 is a plan view of a thermoplastic plate-shaped molded container according to the present invention, Fig. 2 is a sectional view taken along line A-A in Fig. 1, and Fig.
The figure is a plan view of the lead frame, FIG. 4 is a B-B end view of FIG. 3, FIG. FIG. 3 is an enlarged sectional view showing the positional relationship. Explanation of symbols, 1... Plate shaped molded container, 2... Hollow, 3... Small projection, 4... Large projection, 5... Resin reservoir, 6... Lead frame, 7... Lead, 8...
...Tab, 9...Tab hanging, 10...Semiconductor element, 1
1...Wire, 12...Window part.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 半導体類を収納する窪みを有する2個一組から
なる熱可塑性樹脂板状成形容器により、タブ面を
他のリード面より低くなしたタブ面に半導体類を
装着したリードフレームを挟み加熱融合合体する
ことからなる半導体パツケージ用樹脂容器におい
て、一方の容器の窪みに前記タブのタブ吊りを両
側から挟持可能な突起を設けたことを特徴とする
半導体パツケージ用容器。
Using a thermoplastic resin plate-shaped molded container consisting of a set of two having a recess for storing semiconductors, the lead frame with the semiconductors attached is sandwiched between the tab surfaces with the tab surface lower than the other lead surfaces, and the two are heated and fused together. What is claimed is: 1. A resin container for a semiconductor package comprising a resin container for a semiconductor package, characterized in that a recess of one of the containers is provided with a protrusion capable of holding the tab suspension of the tab from both sides.
JP6284487U 1987-04-24 1987-04-24 Expired JPH0343720Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6284487U JPH0343720Y2 (en) 1987-04-24 1987-04-24

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6284487U JPH0343720Y2 (en) 1987-04-24 1987-04-24

Publications (2)

Publication Number Publication Date
JPS63170955U JPS63170955U (en) 1988-11-07
JPH0343720Y2 true JPH0343720Y2 (en) 1991-09-12

Family

ID=30897515

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6284487U Expired JPH0343720Y2 (en) 1987-04-24 1987-04-24

Country Status (1)

Country Link
JP (1) JPH0343720Y2 (en)

Also Published As

Publication number Publication date
JPS63170955U (en) 1988-11-07

Similar Documents

Publication Publication Date Title
US6353257B1 (en) Semiconductor package configuration based on lead frame having recessed and shouldered portions for flash prevention
US4751611A (en) Semiconductor package structure
JPH0722568A (en) Semiconductor device and its manufacture
KR910019187A (en) Semiconductor Chip Packaging
WO2005024933A1 (en) Semiconductor device manufacturing method
JPH0343720Y2 (en)
JP2517691B2 (en) Semiconductor device and manufacturing method thereof
JP3054311B2 (en) Photo interrupter structure
JPS6155946A (en) Structure of package for semiconductors
JPH0451991B2 (en)
JPH0360146A (en) Resin mold type semiconductor device and resin molding equipment
JPH0233961A (en) Lead frame
JP2609894B2 (en) Transfer resin encapsulation molding method for parts to be encapsulated, resin encapsulation molding die apparatus and film carrier used therefor
JPS63287041A (en) Manufacture of package for containing semiconductor element
JP2604054B2 (en) Method for manufacturing semiconductor device
JPS6353006A (en) Molding apparatus
JPH0723961Y2 (en) Package for storing semiconductor devices
JPS61193460A (en) Manufacture of resin-sealed type semiconductor device
JPS63211638A (en) Manufacture of resin seal type semiconductor device
JPH0625965Y2 (en) Glass-sealed package for semiconductor device storage
JP2003133484A (en) Semiconductor device and its manufacturing method
JPH0650991Y2 (en) Package for storing semiconductor devices
JPH0810953Y2 (en) Semiconductor device
JPH0213461B2 (en)
JPS62120053A (en) Manufacture of resin-sealed semiconductor device