JPH0337332B2 - - Google Patents

Info

Publication number
JPH0337332B2
JPH0337332B2 JP56073714A JP7371481A JPH0337332B2 JP H0337332 B2 JPH0337332 B2 JP H0337332B2 JP 56073714 A JP56073714 A JP 56073714A JP 7371481 A JP7371481 A JP 7371481A JP H0337332 B2 JPH0337332 B2 JP H0337332B2
Authority
JP
Japan
Prior art keywords
reference signal
circuit
output
phase
preset value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56073714A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57188140A (en
Inventor
Seiji Yamaguchi
Masaru Hashirano
Toshiomi Yabu
Yutaka Oota
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP56073714A priority Critical patent/JPS57188140A/ja
Publication of JPS57188140A publication Critical patent/JPS57188140A/ja
Publication of JPH0337332B2 publication Critical patent/JPH0337332B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131—Digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00078—Fixed delay
    • H03K2005/00097—Avoiding variations of delay using feedback, e.g. controlled by a PLL
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00293—Output pulse is a delayed pulse issued after a rising or a falling edge, the length of the output pulse not being in relation with the length of the input triggering pulse

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
  • Manipulation Of Pulses (AREA)
JP56073714A 1981-05-15 1981-05-15 Reference signal generating circuit Granted JPS57188140A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56073714A JPS57188140A (en) 1981-05-15 1981-05-15 Reference signal generating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56073714A JPS57188140A (en) 1981-05-15 1981-05-15 Reference signal generating circuit

Publications (2)

Publication Number Publication Date
JPS57188140A JPS57188140A (en) 1982-11-19
JPH0337332B2 true JPH0337332B2 (enrdf_load_html_response) 1991-06-05

Family

ID=13526159

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56073714A Granted JPS57188140A (en) 1981-05-15 1981-05-15 Reference signal generating circuit

Country Status (1)

Country Link
JP (1) JPS57188140A (enrdf_load_html_response)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3467880B2 (ja) * 1994-12-26 2003-11-17 ソニー株式会社 クロック信号発生装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6019689B2 (ja) * 1977-07-28 1985-05-17 松下電器産業株式会社 分周装置

Also Published As

Publication number Publication date
JPS57188140A (en) 1982-11-19

Similar Documents

Publication Publication Date Title
US4339722A (en) Digital frequency multiplier
US3988597A (en) Time correction circuits for electronic timepieces
JPS6361631B2 (enrdf_load_html_response)
JPH0337332B2 (enrdf_load_html_response)
US5854755A (en) Clock frequency multiplication device
US4073131A (en) Time-setting and displaying mode control circuit for an electronic timepiece
JPH0411051B2 (enrdf_load_html_response)
US4182108A (en) Electronic timepiece correction circuit
US5182733A (en) Readily settable balanced digital time displays
US4187670A (en) Time signal generator circuit for use in an electronic timepiece
US4417352A (en) Microphase stepper employing improved digital timing incrementer employing a rate multiplier
JPS56136024A (en) Variable phase shifter
JPH0262963B2 (enrdf_load_html_response)
JPS6030135B2 (ja) Ｐｃｍ伝送装置のａ／ｄ・ｄ／ａ変換器
SU834697A1 (ru) Умножитель частоты
JPH0770996B2 (ja) ギヤツプが付随する書込みクロツクからギヤツプのない読出しクロツクへの変換方法および装置
SU901991A1 (ru) Устройство дл синхронизации часов
JPS6345061Y2 (enrdf_load_html_response)
JPH03235527A (ja) Ａ／ｄ変換器
GB2209233A (en) Method and circuit for controlling a digital timepiece using one button
JPS6152957B2 (enrdf_load_html_response)
JPS6147016B2 (enrdf_load_html_response)
JPS637637B2 (enrdf_load_html_response)
JPS6318897B2 (enrdf_load_html_response)
JPH06152338A (ja) 逓倍回路