JPH0334102U - - Google Patents
Info
- Publication number
- JPH0334102U JPH0334102U JP9470089U JP9470089U JPH0334102U JP H0334102 U JPH0334102 U JP H0334102U JP 9470089 U JP9470089 U JP 9470089U JP 9470089 U JP9470089 U JP 9470089U JP H0334102 U JPH0334102 U JP H0334102U
- Authority
- JP
- Japan
- Prior art keywords
- stop
- address
- written
- contents
- control command
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000004044 response Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
Landscapes
- Programmable Controllers (AREA)
Description
第1図は本考案のシーケンスプログラム開発装
置の一実施例を示す構成図および、第2図は従来
のシーケンスプログラム開発装置の構成図である
。
図において、1……キーボード、2……データ
バツフア、3……データ変換部、4……シーケン
スメモリ部、5……アドレス発生部、6……デー
タレジスタ、7……SOPアドレス発生部、8…
…STOPレジスタ。
FIG. 1 is a block diagram showing an embodiment of the sequence program development apparatus of the present invention, and FIG. 2 is a block diagram of a conventional sequence program development apparatus. In the figure, 1...Keyboard, 2...Data buffer, 3...Data conversion section, 4...Sequence memory section, 5...Address generation section, 6...Data register, 7...SOP address generation section, 8...
...STOP register.
Claims (1)
換した後、アドレス発生部によつて指定したシー
ケンスメモリ部のアドレスに前記制御命令を書き
込むシーケンスプログラム開発装置において、 STOP命令を保持するSTOPレジスタと、 前記シーケンスメモリ部への制御命令の書き込
み完了時に次のアドレスに前記STOPレジスタ
の内容を書き込ませると共に、キーボード等から
与えられるリセツト信号に応じて前記シーケンス
メモリ部の初期アドレスに前記STOPレジスタ
の内容を書き込ませるSTOPアドレス発生部と
を備えたことを特徴とするシーケンスプログラム
開発装置。[Scope of Claim for Utility Model Registration] In a sequence program development device that converts data input from a keyboard or the like into a control command, and then writes the control command to an address in a sequence memory section designated by an address generation section, a STOP command is written. A STOP register to be held, and upon completion of writing the control command to the sequence memory section, the contents of the STOP register are written to the next address, and the contents of the STOP register are written to the initial address of the sequence memory section in response to a reset signal given from a keyboard or the like. A sequence program development device comprising: a STOP address generation unit that writes the contents of the STOP register.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9470089U JPH0334102U (en) | 1989-08-11 | 1989-08-11 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9470089U JPH0334102U (en) | 1989-08-11 | 1989-08-11 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0334102U true JPH0334102U (en) | 1991-04-03 |
Family
ID=31644014
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9470089U Pending JPH0334102U (en) | 1989-08-11 | 1989-08-11 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0334102U (en) |
-
1989
- 1989-08-11 JP JP9470089U patent/JPH0334102U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0334102U (en) | ||
JPS63107042U (en) | ||
JPS60640U (en) | Parallel processing system for DMA processing and program measurement mode | |
JPH0191959U (en) | ||
JPS6324506Y2 (en) | ||
JPS6446844U (en) | ||
JPS6319900U (en) | ||
JPH0166697U (en) | ||
JPH022751U (en) | ||
JPS6361046U (en) | ||
JPS63168547U (en) | ||
JPS59192711U (en) | plant simulator | |
JPH0280399U (en) | ||
JPH0212800U (en) | ||
JPS63179548U (en) | ||
JPH03124248U (en) | ||
JPS5819341U (en) | graphic display device | |
JPH0179138U (en) | ||
JPH0227229U (en) | ||
JPS6363854U (en) | ||
JPS61196291U (en) | ||
JPS58164028U (en) | Input/output data buffer device | |
JPH02121476U (en) | ||
JPS6028793U (en) | display device | |
JPH0452252U (en) |