JPH0332938B2 - - Google Patents
Info
- Publication number
- JPH0332938B2 JPH0332938B2 JP25116284A JP25116284A JPH0332938B2 JP H0332938 B2 JPH0332938 B2 JP H0332938B2 JP 25116284 A JP25116284 A JP 25116284A JP 25116284 A JP25116284 A JP 25116284A JP H0332938 B2 JPH0332938 B2 JP H0332938B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- input
- sequence controller
- channel
- multiplex transmission
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Programmable Controllers (AREA)
- Small-Scale Networks (AREA)
- Selective Calling Equipment (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP25116284A JPS61129937A (ja) | 1984-11-28 | 1984-11-28 | シ−ケンスコントロ−ラの多重伝送装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP25116284A JPS61129937A (ja) | 1984-11-28 | 1984-11-28 | シ−ケンスコントロ−ラの多重伝送装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61129937A JPS61129937A (ja) | 1986-06-17 |
JPH0332938B2 true JPH0332938B2 (enrdf_load_stackoverflow) | 1991-05-15 |
Family
ID=17218594
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP25116284A Granted JPS61129937A (ja) | 1984-11-28 | 1984-11-28 | シ−ケンスコントロ−ラの多重伝送装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61129937A (enrdf_load_stackoverflow) |
-
1984
- 1984-11-28 JP JP25116284A patent/JPS61129937A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61129937A (ja) | 1986-06-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0232091B1 (en) | Time switch with a dual memory structure-type control memory | |
US4345325A (en) | Message-interchange circuitry for microprocessors linked by synchronous communication network | |
EP0908827B1 (en) | Memory interface device and memory address generation device | |
US5319596A (en) | Semiconductor memory device employing multi-port RAMs | |
JPH0332938B2 (enrdf_load_stackoverflow) | ||
US20050055189A1 (en) | Verification method and system for logic circuit | |
US3920920A (en) | Data insertion in the speech memory of a time division switching system | |
US4942573A (en) | Loosely coupled parallel network simulator | |
EP0122684B1 (en) | Electronic switching system | |
JPH0339420B2 (enrdf_load_stackoverflow) | ||
JPH0143322B2 (enrdf_load_stackoverflow) | ||
JPS62182857A (ja) | 入出力制御装置 | |
SU1401469A1 (ru) | Устройство дл сопр жени ЭВМ с объектами управлени | |
SU1716622A2 (ru) | Коммутатор | |
KR900002634B1 (ko) | 시분할 다중통신 입출력장치 | |
JPH054041Y2 (enrdf_load_stackoverflow) | ||
SU1288709A1 (ru) | Устройство дл сопр жени ЭВМ с внешними устройствами | |
KR0154486B1 (ko) | 고속 병렬동기버스구조를 이용하는 하위프로세서와 외부장치간의 정합회로 | |
JPS6384399A (ja) | ボタン電話装置 | |
JPH0287793A (ja) | 通話路導通試験方式 | |
JPS6295652A (ja) | プロセス入出力装置 | |
JPH03102278A (ja) | Nmr装置の実時間コントロール方式 | |
JPH01307339A (ja) | 共通バス方式 | |
JPH09282141A (ja) | バッファメモリ回路 | |
JPS61128648A (ja) | シ−ケンスコントロ−ラの多重伝送装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |