JPH033018U - - Google Patents
Info
- Publication number
- JPH033018U JPH033018U JP6461189U JP6461189U JPH033018U JP H033018 U JPH033018 U JP H033018U JP 6461189 U JP6461189 U JP 6461189U JP 6461189 U JP6461189 U JP 6461189U JP H033018 U JPH033018 U JP H033018U
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- panels
- power
- activation information
- startup
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000004913 activation Effects 0.000 claims 2
- 230000005540 biological transmission Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Control Of Voltage And Current In General (AREA)
Description
第1図は本考案の一実施例の構成図、第2図は
第1図の実施例の要部の起動制御回路の回路図、
第3図は第2図のNANDゲート回路の動作説明
図である。
1……電源盤制御回路、2……トランジスタ、
3……Xi情報受信端子、4……Yi,Zi,W
i,Pi報受信端子、5……NANDゲート回路
、6〜9……ダイオード、10……ツエナーダイ
オード、11〜14……抵抗、15〜19……ス
イツチ、20〜24……電源盤、25……電源入
力端子、26……電源出力端子。
Fig. 1 is a block diagram of an embodiment of the present invention, Fig. 2 is a circuit diagram of a starting control circuit of the main part of the embodiment of Fig. 1,
FIG. 3 is an explanatory diagram of the operation of the NAND gate circuit of FIG. 2. 1...Power panel control circuit, 2...Transistor,
3...X i information receiving terminal, 4...Y i , Z i , W
i , Pi information reception terminal, 5...NAND gate circuit, 6-9...diode, 10...Zener diode, 11-14...resistor, 15-19...switch, 20-24...power board, 25...Power input terminal, 26...Power output terminal.
Claims (1)
起動制御回路において、前記電源盤の起動スイツ
チ投入情報を出力する送信回路と、前記複数の電
源盤の起動スイツチ投入情報を受信し論理処理す
る論理回路と、前記論理回路の制御により動作す
る電源盤出力制御回路とを前記複数の電源盤のそ
れぞれに備えたことを特徴とする電源盤起動制御
回路。 In a power supply panel startup control circuit that simultaneously starts multiple power supply panels in parallel, a transmission circuit outputs startup switch activation information of the power supply panels, and a logic circuit receives and logically processes startup switch activation information of the plurality of power supply panels. and a power panel output control circuit that operates under the control of the logic circuit, each of the plurality of power panels.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6461189U JP2503299Y2 (en) | 1989-06-01 | 1989-06-01 | Power board start control circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6461189U JP2503299Y2 (en) | 1989-06-01 | 1989-06-01 | Power board start control circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH033018U true JPH033018U (en) | 1991-01-14 |
JP2503299Y2 JP2503299Y2 (en) | 1996-06-26 |
Family
ID=31595708
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6461189U Expired - Lifetime JP2503299Y2 (en) | 1989-06-01 | 1989-06-01 | Power board start control circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2503299Y2 (en) |
-
1989
- 1989-06-01 JP JP6461189U patent/JP2503299Y2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP2503299Y2 (en) | 1996-06-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH033018U (en) | ||
ATE227467T1 (en) | CIRCUIT ARRANGEMENT WITH A NUMBER OF ELECTRONIC CIRCUIT COMPONENTS | |
JPH0478741U (en) | ||
JPS6246897B2 (en) | ||
JPS59151383U (en) | operation console | |
JPS6194950U (en) | ||
JPH022729U (en) | ||
JPS6125646U (en) | Sequence controller program debugging device | |
JPS59104256U (en) | Microcomputer input/output expansion device | |
JPS58162778U (en) | series connection switch | |
JPS58113189U (en) | alarm device | |
JPS6347625U (en) | ||
JPH02143628U (en) | ||
JPH0363895U (en) | ||
JPS62147047U (en) | ||
JPS6010307U (en) | process control equipment | |
JPH01160501U (en) | ||
JPS6146801U (en) | sequential activation circuit | |
JPS6142158U (en) | Time division multiplex line control equipment | |
JPS5963751U (en) | interface circuit | |
JPS5876939U (en) | key input device | |
JPS59194091U (en) | Alarm clock with snooze | |
JPS5847930U (en) | Double press clear circuit | |
JPH0293876U (en) | ||
JPS585122U (en) | key identification circuit |