JPH03286636A - Monitor circuit - Google Patents

Monitor circuit

Info

Publication number
JPH03286636A
JPH03286636A JP2087444A JP8744490A JPH03286636A JP H03286636 A JPH03286636 A JP H03286636A JP 2087444 A JP2087444 A JP 2087444A JP 8744490 A JP8744490 A JP 8744490A JP H03286636 A JPH03286636 A JP H03286636A
Authority
JP
Japan
Prior art keywords
circuit
branch
pattern
output
insert
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2087444A
Other languages
Japanese (ja)
Inventor
Ikuo Yanagida
柳田 郁男
Junichi Takaku
純一 高久
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
NEC Miyagi Ltd
Original Assignee
NEC Corp
NEC Miyagi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, NEC Miyagi Ltd filed Critical NEC Corp
Priority to JP2087444A priority Critical patent/JPH03286636A/en
Publication of JPH03286636A publication Critical patent/JPH03286636A/en
Pending legal-status Critical Current

Links

Landscapes

  • Dc Digital Transmission (AREA)
  • Monitoring And Testing Of Transmission In General (AREA)

Abstract

PURPOSE:To monitor the operating state of a branch/insert circuit in on line state without giving effect on substantial data communication by inputting a PN pattern to an idle input of the branch/insert circuit and using its output for the collation test. CONSTITUTION:A branch/insert circuit is provided, which has plural inputs and plural outputs corresponding one to one to the plural inputs. A data IN inputted from a transmission line is inputted to the branch/insert circuit 1, in which branch/insert control is implemented and the result is outputted as a data output OUT. Moreover, a PN patter S1 outputted from a PN pattern generating circuit 2 is inputted to an idle input for monitoring of the branch/ insert circuit 1 and its output S2 is inputted to a PN pattern collation circuit 3, and its monitor output MON is used for collation test. That is, the PN pattern and the PN pattern outputted from the branch/insert circuit 1 are collated by the collation circuit 3.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、データ通信において必要なデータの分岐/挿
入を行う分岐/挿入回路の動作状態の監視回路に関し、
特にオンラインでの監視を可能にした分岐/挿入回路の
監視回路に関するものである。
[Detailed Description of the Invention] [Field of Industrial Application] The present invention relates to a circuit for monitoring the operating state of a branch/insertion circuit that performs branching/insertion of necessary data in data communication.
In particular, the present invention relates to a monitoring circuit for branch/add circuits that enables online monitoring.

〔従来の技術〕[Conventional technology]

従来、分岐/挿入回路単独での動作確認を行う場合には
、第2図に示すように、分岐/挿入回路40入出力偶に
それぞれ切替器5,6を設け、本来のデータ通信を止め
て、切替器5,6によシ測定器7などへの接続変更を行
い確認するものとなっていた。
Conventionally, when checking the operation of a branch/add circuit alone, as shown in FIG. , change the connection to the measuring device 7 etc. using the switching devices 5 and 6 and check.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

このため、上述した従来の動作確認試験では、本来のデ
ータ通信を止めてし璽い、オンライン中の動作確認を行
うことができないという問題点がある。
Therefore, in the conventional operation confirmation test described above, there is a problem in that the original data communication is stopped and operation confirmation cannot be performed while online.

〔課題を解決するための手段〕[Means to solve the problem]

このような問題点を解決するために、本発明の監視回路
は、分岐/挿入回路に対しPNパターン発生回路とPN
パターン照合回路を設け、このPNパターン発生回路の
出力を分岐/挿入回路の監視用入力へ接続し、該入力に
対応する分岐/挿入回路の出力をpNパターン照合回路
に接続したものである。
In order to solve such problems, the monitoring circuit of the present invention provides a PN pattern generation circuit and a PN pattern generation circuit for the branch/add circuit.
A pattern matching circuit is provided, the output of this PN pattern generation circuit is connected to a monitoring input of a branch/insertion circuit, and the output of the branch/insertion circuit corresponding to the input is connected to the pN pattern matching circuit.

〔作用〕[Effect]

本発明にシいては、PNパターン発生回路の出力つ”t
 fi PNパターンと分岐/挿入回路から出力される
PNパターンをその照合回路で照合することによシ、オ
ン・ラインの状態で分岐/挿入回路の動作状態を監視す
ることができる。
In the present invention, the output of the PN pattern generation circuit is
By comparing the fi PN pattern with the PN pattern output from the drop/add circuit using the matching circuit, it is possible to monitor the operating state of the drop/add circuit in an on-line state.

〔実施例〕〔Example〕

次に、本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図は本発明の一実施例によるオン・ラインでの分岐
/挿入回路の動作状態を監視するための監視方式を示す
機能ブロック図である。第1図にシいて、1は複数の入
力と該複数入力に1対1に対応する複数出力を有する分
岐/挿入回路で6#)。
FIG. 1 is a functional block diagram illustrating a monitoring scheme for monitoring the operating status of an on-line drop/add circuit according to an embodiment of the present invention. In FIG. 1, 1 is a branch/add circuit having a plurality of inputs and a plurality of outputs corresponding to the plurality of inputs on a one-to-one basis (6#).

伝送路から入力されるデータINは分岐/挿入回路1に
入力されたうえ、その回路で分岐/挿入制御を行ってデ
ータ出力OUTとして出力される。筐た、PNパターン
発生回路2から出力されるPNパターン81ば、分岐/
挿入回路1の監視用の空入力に入力し、その出力Szを
PNパターン照合回路3に入力して、そのモニタ出力M
ONよシ照合試験を行うものとなっている。
Data IN input from a transmission path is input to a branch/insertion circuit 1, which performs branch/insertion control and is output as data output OUT. In the case, the PN pattern 81 output from the PN pattern generation circuit 2 branches/
input to the empty input for monitoring of the insertion circuit 1, input its output Sz to the PN pattern matching circuit 3, and input the monitor output M
It is designed to perform an ON-side comparison test.

この実施例の監視方式によると、分岐/挿入回路1が正
常動作している場合は、PNパターン照合回路3よ、す
、PNパターン発生回路20PNパターンS!とその出
力のPNパターンS2が一致していることがわかシ、障
害時の場合は、それらSlと82のPNパターンが一致
しないことがモニタ出力MONよシ監視可能である。そ
のため、従来のように本来のデータ通信に影響を与える
ことなく、オン・ラインの状態で分岐/挿入回路1の動
作状態を監視することができる。
According to the monitoring system of this embodiment, when the branch/add circuit 1 is operating normally, the PN pattern matching circuit 3, the PN pattern generation circuit 20, the PN pattern S! It can be seen from the monitor output MON that the PN pattern S1 and the output PN pattern S2 match, but in the event of a failure, the PN pattern S1 and the PN pattern 82 do not match. Therefore, the operating state of the branch/add circuit 1 can be monitored in an online state without affecting the original data communication as in the conventional case.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、分岐/挿入回路の空入力
にPNパターンを入力し、その出力にて照合試験を行う
ことによシ、本来のデータ通信に影響を与えることなく
、オン・ライン状態で分岐/挿入回路の動作状態を監視
できるという効果水ある。
As explained above, the present invention inputs a PN pattern to the empty input of a branch/add circuit and performs a verification test on the output, thereby allowing online communication without affecting the original data communication. This has the advantage of being able to monitor the operating status of the branch/add circuit.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例を示す機能ブロック図、jl
E2FyJFi従来の方式による動作試験を示すブロッ
ク図である。 1・・・・分岐/挿入回路、2・・・・PNパターン発
生回路、3・・・・PNパターン照合回路。
FIG. 1 is a functional block diagram showing one embodiment of the present invention.
FIG. 2 is a block diagram showing an operation test using the conventional E2FyJFi method. 1...Branch/insertion circuit, 2...PN pattern generation circuit, 3...PN pattern matching circuit.

Claims (1)

【特許請求の範囲】[Claims] 複数の入力と該複数入力に1対1に対応する複数出力を
有する分岐/挿入回路の監視回路において、PNパター
ン発生回路とPNパターン照合回路とを具備し、前記P
Nパターン発生回路の出力を該分岐/挿入回路の監視用
入力に接続し、該入力に対応する分岐/挿入回路の出力
を前記PNパターン照合回路に接続したことを特徴とす
る監視回路。
A monitoring circuit for a branch/add circuit having a plurality of inputs and a plurality of outputs in one-to-one correspondence with the plurality of inputs, comprising a PN pattern generation circuit and a PN pattern matching circuit,
A monitoring circuit characterized in that an output of the N pattern generation circuit is connected to a monitoring input of the branch/add circuit, and an output of the branch/add circuit corresponding to the input is connected to the PN pattern matching circuit.
JP2087444A 1990-04-03 1990-04-03 Monitor circuit Pending JPH03286636A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2087444A JPH03286636A (en) 1990-04-03 1990-04-03 Monitor circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2087444A JPH03286636A (en) 1990-04-03 1990-04-03 Monitor circuit

Publications (1)

Publication Number Publication Date
JPH03286636A true JPH03286636A (en) 1991-12-17

Family

ID=13915034

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2087444A Pending JPH03286636A (en) 1990-04-03 1990-04-03 Monitor circuit

Country Status (1)

Country Link
JP (1) JPH03286636A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5272517A (en) * 1975-12-13 1977-06-17 Mitsubishi Electric Corp Fault detection of tdma end-office unit
JPS623139B2 (en) * 1977-03-15 1987-01-23 Teijin Ltd
JPS6339226A (en) * 1986-08-04 1988-02-19 Fujitsu Ltd Loopbacik test system

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5272517A (en) * 1975-12-13 1977-06-17 Mitsubishi Electric Corp Fault detection of tdma end-office unit
JPS623139B2 (en) * 1977-03-15 1987-01-23 Teijin Ltd
JPS6339226A (en) * 1986-08-04 1988-02-19 Fujitsu Ltd Loopbacik test system

Similar Documents

Publication Publication Date Title
JP2001056701A (en) Method and device for mutually monitoring control units
KR960029175A (en) Circuit devices for brake devices
KR0134659B1 (en) High speed test pattern generator
JPH03286636A (en) Monitor circuit
JPS6227831A (en) Checking circuit for computing element
SU252731A1 (en) DEVICE FOR THE CONTROL OF FUNCTIONALLY-CONNECTED
KR970066770A (en) PIELL (PLC) Fault Diagnosis Device and Method
JPH02135954A (en) Automatic command generating system
JP2548063Y2 (en) Multi-distributor
JPS5860361A (en) Real time system available for on-line debugging
JPS63276132A (en) Duplex system
JPS62278601A (en) Logical control unit
JPH06202889A (en) Fault detection device for multiple input/output circuit system
JPH01321539A (en) Circuit for checking connecting state of bus connector
JPH04152283A (en) Self-diagnosis circuit
JPH03288949A (en) Remote supervisory and controlling equipment
JPH0291734A (en) Testing system for lsi
JP2000047724A (en) Monitor and control unit
JPH01302179A (en) Movement evaluator
JPH09231097A (en) Cpu device
JPH02188022A (en) Digital input device
JPH02294747A (en) Intra-device monitoring system
JPH02300940A (en) Maintenance circuit for display device of computer control system
JPS61223569A (en) Inspection of control substrate
JPH01261704A (en) Programmable controller