JPH03276931A - Analog signal transmission circuit - Google Patents

Analog signal transmission circuit

Info

Publication number
JPH03276931A
JPH03276931A JP7761690A JP7761690A JPH03276931A JP H03276931 A JPH03276931 A JP H03276931A JP 7761690 A JP7761690 A JP 7761690A JP 7761690 A JP7761690 A JP 7761690A JP H03276931 A JPH03276931 A JP H03276931A
Authority
JP
Japan
Prior art keywords
circuit
signal
linear voltage
analog signal
reference pulse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7761690A
Other languages
Japanese (ja)
Other versions
JP2750936B2 (en
Inventor
Kazuo Shimizu
清水 和男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
RIKEN Institute of Physical and Chemical Research
Original Assignee
RIKEN Institute of Physical and Chemical Research
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by RIKEN Institute of Physical and Chemical Research filed Critical RIKEN Institute of Physical and Chemical Research
Priority to JP7761690A priority Critical patent/JP2750936B2/en
Publication of JPH03276931A publication Critical patent/JPH03276931A/en
Application granted granted Critical
Publication of JP2750936B2 publication Critical patent/JP2750936B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Abstract

PURPOSE:To improve S/N and the linearity with less inherent noise and to make a band broad by extracting and latching an analog signal to be sent at a frequency being a half of a reference pulse signal frequency of above. CONSTITUTION:Linear voltage generating circuits 12, 14 generate respectively linear voltage signals 1, 2 synchronously with a reference pulse generating circuit 13. A comparator 11 compares an analog signal to be sent with the linear voltage signal 1 and generates an output pulse when the amplitude of both signals is equal to each other. A sample-hold circuit 15 extracts and holds the amplitude of the linear voltage signal 2 at a time when an output pulse comes and a filter circuit 16 smoothes it. Thus, an analog signal to be sent delayed by one period for a reference pulse signal is obtained at the output of the filter circuit 16.

Description

【発明の詳細な説明】 (産業上の利用分野) 本発明は、アナログ信号の伝送回路に関する。[Detailed description of the invention] (Industrial application field) The present invention relates to an analog signal transmission circuit.

(従来技術およびその課題) 一般に、ある電位を有する系において発生するアナログ
信号を、別の電位を有する系へ伝送する場合の従来から
のアナログ的手法としては、チョッパー回路等を用いて
、被伝送アナログ信号を交流化し、絶縁トランス等を介
入して転送後復調し、元のアナログ信号を再現すること
が行なわれていた。
(Prior art and its problems) In general, when transmitting an analog signal generated in a system with one potential to a system with another potential, the conventional analog method uses a chopper circuit etc. The analog signal was converted into alternating current, and the original analog signal was reproduced by demodulating it after transmission using an isolation transformer or the like.

しかしながら、この方法においては、出力信号中のリッ
プ成分を抑圧するためのローパスフィルターの定数をチ
ョッパー周期と比較して、べらぼうに大きく選ぶ必要が
あり、これによって信号帯域が制限され、広帯域化が困
難であった。
However, in this method, the constant of the low-pass filter for suppressing the rip component in the output signal must be chosen to be significantly larger than the chopper period, which limits the signal band and makes it difficult to widen the band. Met.

(発明が解決しようとする課題) 一般に、アナログ伝送回路の性能は、伝送帯域、固有雑
音、グイナミソクレンジとその直線性等から評価し得る
。従来法においては、伝送帯域はチョッパー周波数1/
100〜1/10000、固有雑音はリップル成分によ
って決まり、そして直線性は主として絶縁トランスの特
性に支配される。
(Problems to be Solved by the Invention) Generally, the performance of an analog transmission circuit can be evaluated from the transmission band, inherent noise, noise range, linearity thereof, and the like. In the conventional method, the transmission band is the chopper frequency 1/
100 to 1/10000, the inherent noise is determined by the ripple component, and the linearity is mainly dominated by the characteristics of the isolation transformer.

特に、固有雑音を低減しようとすると伝送帯域が狭ばま
るというように、これら両者の関係は二律背反性を有す
る。
In particular, the relationship between these two is antinomic, as the transmission band becomes narrower when the inherent noise is reduced.

本発明の目的は、本質的に固有雑音が少なく、信号付雑
音比および直線性が良好で、かつ広帯域のアナログ信号
伝送回路を提出することにある。
SUMMARY OF THE INVENTION An object of the present invention is to provide a wideband analog signal transmission circuit that has essentially little inherent noise, good signal-to-noise ratio and linearity.

(問題を解決するための手段) 上述した課題は、互に固有電位の異なる二つの系におい
て、直線電圧信号を同時に発生させ、−方の直線電圧信
号と被伝送アナログ信号を比較し、両信号の振幅が等し
くなる時刻において、他方の直線電圧信号を抽出保持す
ることにより解決される。具体的には、所定周期のパル
スを発生する基準パルス信号発生回路、この基準パルス
信号に同期して直線電圧信号を発生する二つの直線電圧
発生回路、一方の直線電圧信号と被伝送信号を比較し、
両信号の振幅が同一となる時刻において出力パルスを生
じるコンパレータ回路、この出力パルスにより他方の直
線電圧信号の振幅を抽出保持するサンプルホールド回路
、サンプルホールド回路の出力を平滑するフィルター回
路を備えるアナログ信号伝送回路によって解決される。
(Means for solving the problem) The above-mentioned problem is to simultaneously generate linear voltage signals in two systems with different characteristic potentials, compare the negative linear voltage signal with the transmitted analog signal, and compare both signals. This is solved by extracting and holding the other linear voltage signal at the time when the amplitudes of the two lines become equal. Specifically, a reference pulse signal generation circuit that generates pulses with a predetermined period, two linear voltage generation circuits that generate linear voltage signals in synchronization with this reference pulse signal, and a comparison between one linear voltage signal and the transmitted signal. death,
An analog signal that includes a comparator circuit that generates an output pulse at the time when the amplitudes of both signals are the same, a sample hold circuit that extracts and holds the amplitude of the other linear voltage signal using this output pulse, and a filter circuit that smoothes the output of the sample hold circuit. Solved by transmission circuit.

(作用および発明の効果) 本発明においては、基準パルス信号周波数f、lについ
て、f * / 2以上の頻度で被伝送アナログ信号を
抽出保持するものであり、サンプリング定理に従い、f
、/4以下の信号周波数の忠実な再現が保証されており
、この場合の平滑用フィルター回路は主として、信号帯
域を越える、いわば高域雑音を抑制するために使用する
もので、その容量は基準パルス周期(=1/fR)と同
程度となり、よって広帯域化が達成された。さらに、被
伝送信号は、トランス等の非線形性を有する素子を経由
することがないから、ダイナミックレンジと直線性に冨
み、高信号対雑音比を有するアナログ伝送回路が開発で
きた。
(Operation and Effects of the Invention) In the present invention, the analog signal to be transmitted is extracted and held at a frequency of f * / 2 or more with respect to the reference pulse signal frequencies f and l, and according to the sampling theorem, f
, /4 or less is guaranteed, and the smoothing filter circuit in this case is mainly used to suppress high-frequency noise that exceeds the signal band, and its capacity is equal to the standard. It was approximately the same as the pulse period (=1/fR), and thus a wide band was achieved. Furthermore, since the transmitted signal does not pass through a nonlinear element such as a transformer, an analog transmission circuit with a rich dynamic range and linearity and a high signal-to-noise ratio could be developed.

(実施例) 以下に本発明の一実施例である第1図のブロック回路に
つき、第2図の主要各部の゛動作波形を参照しつつ詳細
に説明する。
(Embodiment) The block circuit of FIG. 1, which is an embodiment of the present invention, will be described in detail below with reference to the operating waveforms of the main parts of FIG. 2.

二つの直線電圧発生回路12および14は基準パルス発
生回路13に同期して、それぞれ直線電圧信号−1(第
2図(b))および直線電圧−2(第2図(d))を発
生する。コンパレータ回路11は被伝送アナログ信号を
直線電圧−1と比較しく第2図(b)) 、両信号の振
幅が等しい時刻において、出力パルス(第2図(C))
を生じる。
The two linear voltage generating circuits 12 and 14 generate linear voltage signals -1 (Fig. 2(b)) and linear voltage signals -2 (Fig. 2(d)), respectively, in synchronization with the reference pulse generating circuit 13. . The comparator circuit 11 compares the transmitted analog signal with the linear voltage -1 (Fig. 2 (b)) and outputs a pulse (Fig. 2 (C)) at the time when the amplitudes of both signals are equal.
occurs.

サンプルホールド回路15は上記出力パルスが到来する
時刻における直線電圧信号−2の振幅を抽出保持し、フ
ィルター回路16は、これを平滑(第2図(d))する
0以上より、フィルター回路の出力には基準パルス信号
のおよそ1周期分遅れた被伝送アナログ信号が現れる。
The sample-and-hold circuit 15 extracts and holds the amplitude of the linear voltage signal -2 at the time when the output pulse arrives, and the filter circuit 16 smoothes it (FIG. 2(d)) and calculates the output of the filter circuit from 0 or more. A transmitted analog signal appears delayed by approximately one cycle of the reference pulse signal.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、本発明を実施するための各回路のブロック図 第2図は、第1図における各主要部の動作波形図であり
、(a)は基準パルス信号、(b)はコンパレーター回
路の入力信号の関係、(C)はコンパレーター回路の出
力パルス、(d)はサンプルホールド回路およびフィル
ター回路の各出力信号の関係をそれぞれ示す。 (符号の説明) 11・・・・・・コンパレータ回路、 12.14・・・・・・直線電圧発生回路、13・・・
・・・基準パルス発生回路、15・・・・・・サンプル
ホールド回路、16・・・・・・フィルター回路。 膳zlD 時閏
FIG. 1 is a block diagram of each circuit for implementing the present invention. FIG. 2 is an operational waveform diagram of each main part in FIG. 1, where (a) is a reference pulse signal, (b) is a comparator (C) shows the relationship between the input signals of the circuit, (C) shows the output pulse of the comparator circuit, and (D) shows the relationship between the output signals of the sample and hold circuit and the filter circuit, respectively. (Explanation of symbols) 11...Comparator circuit, 12.14...Linear voltage generation circuit, 13...
... Reference pulse generation circuit, 15 ... Sample hold circuit, 16 ... Filter circuit. zenzlD time leap

Claims (1)

【特許請求の範囲】[Claims] 所定周期のパルスを発生する基準パルス信号発生回路、
この基準パルス信号に同期して、時間と共に直線状に変
化する電圧を発生する二つの直線電圧信号発生回路、被
伝送信号を一方の直線電圧信号と比較し、両信号の振幅
が同一となる時刻において出力パルスを生じるコンパレ
ーター回路、この出力パルスにより他方の直線電圧信号
の振幅を抽出保持するサンプルホールド回路、サンプル
ホールド回路の出力を平滑するフィルター回路を備える
アナログ信号伝送回路。
a reference pulse signal generation circuit that generates pulses with a predetermined period;
Two linear voltage signal generation circuits generate voltages that change linearly over time in synchronization with this reference pulse signal, and the transmitted signal is compared with one linear voltage signal, and the time when the amplitudes of both signals become the same. An analog signal transmission circuit comprising: a comparator circuit that generates an output pulse; a sample-and-hold circuit that uses this output pulse to extract and hold the amplitude of the other linear voltage signal; and a filter circuit that smoothes the output of the sample-and-hold circuit.
JP7761690A 1990-03-27 1990-03-27 Analog signal transmission circuit Expired - Fee Related JP2750936B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7761690A JP2750936B2 (en) 1990-03-27 1990-03-27 Analog signal transmission circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7761690A JP2750936B2 (en) 1990-03-27 1990-03-27 Analog signal transmission circuit

Publications (2)

Publication Number Publication Date
JPH03276931A true JPH03276931A (en) 1991-12-09
JP2750936B2 JP2750936B2 (en) 1998-05-18

Family

ID=13638848

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7761690A Expired - Fee Related JP2750936B2 (en) 1990-03-27 1990-03-27 Analog signal transmission circuit

Country Status (1)

Country Link
JP (1) JP2750936B2 (en)

Also Published As

Publication number Publication date
JP2750936B2 (en) 1998-05-18

Similar Documents

Publication Publication Date Title
EP2041867B1 (en) Amplifier employing interleaved signals for pwm ripple suppression
JPS62140518A (en) A/d converter
EP0534638A1 (en) Low jitter clock phase adjust system
JPH03276931A (en) Analog signal transmission circuit
JPS58137307A (en) Pulse counting fm detecting circuit
JP3821898B2 (en) Method and apparatus for reducing unwanted spectral components
JPH0419880Y2 (en)
JP2525218B2 (en) Integrator circuit
GB2100538A (en) AM or FM demodulator
JPH0743957B2 (en) Sample and hold circuit
JPH0232804B2 (en)
JPS62169514A (en) Edge trigger generating circuit
KR0175045B1 (en) Frequency Leak Canceller in Balanced Modulators
JPH0121361Y2 (en)
JPS6223158Y2 (en)
GB694205A (en) Improvements in or relating to electric pulse reshaping apparatus
JPH0311039B2 (en)
JPH04180387A (en) Transient phenomena improving device
JPH05211411A (en) Difference frequency signal generator
JPH0370929B2 (en)
JPH01274570A (en) Video signal clamp circuit
JPH03132210A (en) Pulse string signal demodulating method
JPS6089105A (en) Fm demodulation circuit
JPH03110919A (en) Wavelength conversion circuit
JPH0334628A (en) Over-sampling a/d converter

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees