JPH0325826B2 - - Google Patents

Info

Publication number
JPH0325826B2
JPH0325826B2 JP59225588A JP22558884A JPH0325826B2 JP H0325826 B2 JPH0325826 B2 JP H0325826B2 JP 59225588 A JP59225588 A JP 59225588A JP 22558884 A JP22558884 A JP 22558884A JP H0325826 B2 JPH0325826 B2 JP H0325826B2
Authority
JP
Japan
Prior art keywords
data
input
input data
arithmetic
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59225588A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61117663A (ja
Inventor
Takeshi Masui
Shigeru Sasaki
Toshuki Goto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP22558884A priority Critical patent/JPS61117663A/ja
Publication of JPS61117663A publication Critical patent/JPS61117663A/ja
Publication of JPH0325826B2 publication Critical patent/JPH0325826B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Image Processing (AREA)
JP22558884A 1984-10-26 1984-10-26 ソ−ト演算回路 Granted JPS61117663A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22558884A JPS61117663A (ja) 1984-10-26 1984-10-26 ソ−ト演算回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22558884A JPS61117663A (ja) 1984-10-26 1984-10-26 ソ−ト演算回路

Publications (2)

Publication Number Publication Date
JPS61117663A JPS61117663A (ja) 1986-06-05
JPH0325826B2 true JPH0325826B2 (enrdf_load_stackoverflow) 1991-04-09

Family

ID=16831663

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22558884A Granted JPS61117663A (ja) 1984-10-26 1984-10-26 ソ−ト演算回路

Country Status (1)

Country Link
JP (1) JPS61117663A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62114808A (ja) * 1985-11-12 1987-05-26 Dainichi Kiko Kk フロ−テイング式回転ツ−ル

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5592942A (en) * 1979-01-08 1980-07-14 Mitsubishi Electric Corp Sorting unit
JPS57137939A (en) * 1981-02-18 1982-08-25 Univ Kyoto Parallel counting and sorting method and its circuit

Also Published As

Publication number Publication date
JPS61117663A (ja) 1986-06-05

Similar Documents

Publication Publication Date Title
CA1175154A (en) Shift circuit
US9018979B2 (en) Universal digital block interconnection and channel routing
US4383304A (en) Programmable bit shift circuit
JP2003150957A (ja) メディアンフィルタ処理装置
US4336600A (en) Binary word processing method using a high-speed sequential adder
JPH0325826B2 (enrdf_load_stackoverflow)
JPH0683787A (ja) 並列プロセッサ
US6728863B1 (en) Wide connections for transferring data between PE's of an N-dimensional mesh-connected SIMD array while transferring operands from memory
CN109766293A (zh) 连接芯片上fpga和人工智能模块的电路和系统芯片
JPS62182857A (ja) 入出力制御装置
US20250265015A1 (en) Fpga memory with auto address mode
JP2518387B2 (ja) シリアルデ―タ伝送回路
JPH01128152A (ja) シリアルｉ／ｏ回路
SU1499345A1 (ru) Устройство дл выделени единиц из позиционного кода
JPH0267665A (ja) インタフェイス回路
CN120610915A (zh) 通道选择装置、芯片及电子设备
JP2516611B2 (ja) 並列デ−タ処理装置
JPH0616293B2 (ja) 画像処理装置
JPS62271014A (ja) ソ−テイング装置
CN120610914A (zh) 通道选择装置、芯片及电子设备
JP2555171B2 (ja) ビット判定方法
KR950009531B1 (ko) 컴팩트한 구성을 가지는 표시소자 구동회로
JP3251311B2 (ja) 数値を表わすデータのソーティング方法
RU1800462C (ru) Устройство дл выполнени матричных операций
KR870000834Y1 (ko) 마이크로 프로세서의 16비트 단위체계를 8비트 체계로 변환시키는 장치