JPH0324773U - - Google Patents
Info
- Publication number
- JPH0324773U JPH0324773U JP8466689U JP8466689U JPH0324773U JP H0324773 U JPH0324773 U JP H0324773U JP 8466689 U JP8466689 U JP 8466689U JP 8466689 U JP8466689 U JP 8466689U JP H0324773 U JPH0324773 U JP H0324773U
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- video signal
- collector
- emitter
- base
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000003990 capacitor Substances 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Picture Signal Circuits (AREA)
Description
第１図は、本考案の一実施例を示す回路図、第
２図は従来のクランプ回路を示す回路図、及び第
３図イ乃至ホは第２図の説明に供する為の波形図
である。
１８……第１差動増幅器、２１……第２差動増
幅器、２４……信号源、２６……第５トランジス
タ、２７……第６トランジスタ、２８……第７ト
ランジスタ、２９……抵抗、３０……コンデンサ
、３２……引算回路、３３，３４……第１及び第
２制御端子。
FIG. 1 is a circuit diagram showing an embodiment of the present invention, FIG. 2 is a circuit diagram showing a conventional clamp circuit, and FIGS. 3A to 3E are waveform diagrams for explaining FIG. . 18 ...First differential amplifier, 21 ...Second differential amplifier, 24...Signal source, 26...Fifth transistor, 27...Sixth transistor, 28...Seventh transistor, 29...Resistor, 30... Capacitor, 32 ... Subtraction circuit, 33, 34... First and second control terminals.
Claims (1)
ランジスタから成る第１差動増幅器と、 エミツタが共通接続された第３及び第４トラン
ジスタから成る第２差動増幅器と、 映像信号を発生する信号源と、 該信号源からの映像信号がベースに印加される
とともにエミツタが前記第４トランジスタのコレ
クタに接続された第５トランジスタと、 前記信号源からの映像信号がベースに印加され
る第６トランジスタと、 一端が前記第５トランジスタのエミツタと前記
第４トランジスタのコレクタとの接続点に接続さ
れ、他端が前記第３トランジスタのコレクタに接
続された抵抗と、 ベースが前記抵抗の他端に、エミツタが前記第
１トランジスタのコレクタに接続された第７トラ
ンジスタと、 該第７トランジスタのエミツタに接続されたコ
ンデンサと、 前記第６トランジスタの出力映像信号から前記
コンデンサの電圧を引算する引算回路と、 から成り、前記第１及び第４トランジスタのベ
ースと前記第２及び第３トランジスタのベースに
互いに逆相のクランプ用パルスを印加し、前記引
算回路の出力端より一定レベルでクランプされた
映像信号を得るようにしたことを特徴とするクラ
ンプ回路。 (2) 前記第６トランジスタの出力端と前記引算
回路の入力端との間にレベルシフト手段を有する
ことを特徴とする請求項第１項記載のクランプ回
路。[Claims for Utility Model Registration] (1) A first differential amplifier consisting of first and second transistors whose emitters are commonly connected; and a second differential amplifier consisting of third and fourth transistors whose emitters are commonly connected. an amplifier; a signal source that generates a video signal; a fifth transistor to which the video signal from the signal source is applied to its base and whose emitter is connected to the collector of the fourth transistor; and a video signal from the signal source. is applied to its base; a resistor having one end connected to a connection point between the emitter of the fifth transistor and the collector of the fourth transistor and the other end connected to the collector of the third transistor; a seventh transistor having a base connected to the other end of the resistor and an emitter connected to the collector of the first transistor; a capacitor connected to the emitter of the seventh transistor; and an output video signal of the sixth transistor being connected to the capacitor. a subtraction circuit for subtracting the voltage of the subtraction circuit; A clamp circuit characterized in that a video signal clamped at a constant level is obtained from an output end. (2) The clamp circuit according to claim 1, further comprising level shift means between the output terminal of the sixth transistor and the input terminal of the subtraction circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8466689U JPH0324773U (en) | 1989-07-19 | 1989-07-19 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8466689U JPH0324773U (en) | 1989-07-19 | 1989-07-19 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0324773U true JPH0324773U (en) | 1991-03-14 |
Family
ID=31633292
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8466689U Pending JPH0324773U (en) | 1989-07-19 | 1989-07-19 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0324773U (en) |
-
1989
- 1989-07-19 JP JP8466689U patent/JPH0324773U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS58135121U (en) | level shift circuit | |
| JPH0324773U (en) | ||
| JPS5976169U (en) | video amplification circuit | |
| JPS5885813U (en) | differential amplifier | |
| JPS5851410U (en) | solenoid drive circuit | |
| JPS5826212U (en) | differential amplifier | |
| JPS5890749U (en) | Waveform shaping circuit | |
| JPS6190312U (en) | ||
| JPS6082817U (en) | Muting circuit | |
| JPH0177035U (en) | ||
| JPS6040132U (en) | Phase switching circuit | |
| JPS6074324U (en) | amplifier circuit | |
| JPS5952716U (en) | Amplifier gain adjustment circuit | |
| JPS6047326U (en) | Waveform shaping circuit | |
| JPH0353020U (en) | ||
| JPH01137673U (en) | ||
| JPS604014U (en) | signal amplification circuit | |
| JPS58186632U (en) | Waveform shaping circuit | |
| JPS58144968U (en) | Video signal amplification circuit with mute function | |
| JPS63171021U (en) | ||
| JPS5813718U (en) | variable gain amplifier circuit | |
| JPS6140073U (en) | clamp circuit | |
| JPS6137631U (en) | interface circuit | |
| JPS5826214U (en) | Gain control amplifier balance adjustment circuit | |
| JPS6126350U (en) | stereo indicator circuit |