JPH03198361A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPH03198361A
JPH03198361A JP33966489A JP33966489A JPH03198361A JP H03198361 A JPH03198361 A JP H03198361A JP 33966489 A JP33966489 A JP 33966489A JP 33966489 A JP33966489 A JP 33966489A JP H03198361 A JPH03198361 A JP H03198361A
Authority
JP
Japan
Prior art keywords
wafer
metal wiring
wiring layer
measurement
contact
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP33966489A
Other languages
Japanese (ja)
Inventor
Jiro Suma
須磨 治郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP33966489A priority Critical patent/JPH03198361A/en
Publication of JPH03198361A publication Critical patent/JPH03198361A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To stabilize wafer measurement using a probe pin by arranging a metal wiring layer on a part of the surface of a semiconductor wafer substrate, forming an aperture in an insulating film covering the metal wiring layer, and constituting a contact electrode for testing a wafer. CONSTITUTION:A metal wiring layer 2 is formed in a part on a wafer substrate 1, and the surface of the layer 2 is covered with a protecting film 3, which forms an aperture 6 so as to correspond with a contact region 4 for measurement. A probe pin for measuring a wafer state is brought into contact with the region 4 where a bump 5 is formed on the surface. Thereby stable measurement is enabled independently of the irregulality of bump height.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は半導体装置に関し、特にTAB型半導体装置の
電極に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a semiconductor device, and particularly to an electrode of a TAB type semiconductor device.

〔従来の技術〕[Conventional technology]

従来、TAB型半導体装置のウェーハ状能の測定は、チ
ップ表面の金属配線層の一部領域上にバンプを形成し、
そのバンプの上面に測定用のプローブ針を接触させ行っ
ていた。
Conventionally, the wafer performance of TAB type semiconductor devices has been measured by forming bumps on a partial area of the metal wiring layer on the chip surface.
A measurement probe needle was brought into contact with the top surface of the bump.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

上述した従来の半導体装置は、バンプの上面からウェー
ハ状態を測定するのでバンプの大きさのバラツキにより
、測定用のプローブ針との接触抵抗がバラツキ、又バン
プ材料が測定針を汚すので、ウェーハのテストが不安定
になるという欠点があった。
In the conventional semiconductor device described above, the wafer condition is measured from the top surface of the bumps, so variations in the size of the bumps cause variations in the contact resistance with the measurement probe needles, and the bump material contaminates the measurement probes. The drawback was that the test was unstable.

すなわち、バンプの形成は通常電解メツキで行うが、電
極層の抵抗が均一でないためにバンプ高さにバラツキを
生じ、ウェーハ状態の測定のためプローブ針をバンプの
上面に接触させた場合に、高いバンプには強くプローブ
針の圧力がかかるので、プローブ針が早く磨耗したりま
たは汚れなりして、長期間にわたる安定な測定ができな
くなる。
In other words, bumps are usually formed by electrolytic plating, but because the resistance of the electrode layer is not uniform, the height of the bumps varies, and when the probe needle is brought into contact with the top surface of the bumps to measure the wafer condition, the height of the bumps may vary. Since the probe needle applies strong pressure to the bump, the probe needle may wear out quickly or become dirty, making it impossible to perform stable measurements over a long period of time.

〔課題を解決するための手段〕[Means to solve the problem]

本発明の半導体装置は半導体ウェーハ基板の表面の一部
に金属配線層を設け、かつ該金属配線層の表面を覆う絶
縁膜に開孔部を形成してウェーハテスト用のプローブ針
用の接触電極を設けて構成されている。
In the semiconductor device of the present invention, a metal wiring layer is provided on a part of the surface of a semiconductor wafer substrate, and an opening is formed in an insulating film covering the surface of the metal wiring layer to form a contact electrode for a probe needle for wafer testing. It is configured with the following.

〔実施例〕〔Example〕

次に本発明について図面を参照して説明する。 Next, the present invention will be explained with reference to the drawings.

第1図(a)及び(b)は本発明の一実施例の平面図及
びA−A’線断面図である。
FIGS. 1(a) and 1(b) are a plan view and a sectional view taken along the line AA' of an embodiment of the present invention.

ウェーハ基板上の一部に金属配線2を形成し、その表面
を保護膜3で覆っている。
A metal wiring 2 is formed on a part of a wafer substrate, and its surface is covered with a protective film 3.

保護膜3は測定用接触領域4に対応して、開孔部6を形
成している。
The protective film 3 has an opening 6 formed therein corresponding to the measurement contact area 4 .

ウェーハ状態を測定するプローブ針は、バンプ5にはバ
ンプ5が表面の一部に形成されている測定用接触領域4
に接触するので、バンプの高さのバラツキに無間係に安
定な測定ができる。
The probe needle for measuring the state of the wafer has a bump 5 having a measurement contact area 4 on which the bump 5 is formed on a part of the surface.
Since it makes contact with the bump, stable measurements can be made regardless of variations in bump height.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、バンプ形成用の電極配線
層上ウェーハテスト用の接触電極を別に設けてウェーハ
の測定が安定にできる効果がある。
As described above, the present invention has the effect that wafer measurements can be made stably by separately providing a contact electrode for wafer testing on the electrode wiring layer for forming bumps.

【図面の簡単な説明】[Brief explanation of drawings]

第1図(a)及び(b)は本発明の一実施例の平面図及
びA−A’線断面図である。 1・・・ウェーハ基板、2・・・金属配線、3・・・保
護膜、4・・・測定用接触領域、5・・・バンプ、6用
量孔部。
FIGS. 1(a) and 1(b) are a plan view and a sectional view taken along the line AA' of an embodiment of the present invention. DESCRIPTION OF SYMBOLS 1... Wafer substrate, 2... Metal wiring, 3... Protective film, 4... Contact area for measurement, 5... Bump, 6 Dose hole part.

Claims (1)

【特許請求の範囲】[Claims] 半導体ウェーハ基板の表面の一部に金属配線層を設け、
かつ該金属配線層の表面を覆う絶縁膜に開孔部を形成し
てウェーハテスト用のプローブ針用の接触電極を設けた
ことを特徴とする半導体装置。
A metal wiring layer is provided on a part of the surface of the semiconductor wafer substrate,
A semiconductor device characterized in that an opening is formed in an insulating film covering a surface of the metal wiring layer to provide a contact electrode for a probe needle for wafer testing.
JP33966489A 1989-12-26 1989-12-26 Semiconductor device Pending JPH03198361A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP33966489A JPH03198361A (en) 1989-12-26 1989-12-26 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP33966489A JPH03198361A (en) 1989-12-26 1989-12-26 Semiconductor device

Publications (1)

Publication Number Publication Date
JPH03198361A true JPH03198361A (en) 1991-08-29

Family

ID=18329639

Family Applications (1)

Application Number Title Priority Date Filing Date
JP33966489A Pending JPH03198361A (en) 1989-12-26 1989-12-26 Semiconductor device

Country Status (1)

Country Link
JP (1) JPH03198361A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100327442B1 (en) * 1995-07-14 2002-06-29 구본준, 론 위라하디락사 Bump structure of semiconductor device and fabricating method thereof
JP2003068736A (en) * 2001-08-24 2003-03-07 Matsushita Electric Ind Co Ltd Semiconductor device and its manufacturing method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100327442B1 (en) * 1995-07-14 2002-06-29 구본준, 론 위라하디락사 Bump structure of semiconductor device and fabricating method thereof
JP2003068736A (en) * 2001-08-24 2003-03-07 Matsushita Electric Ind Co Ltd Semiconductor device and its manufacturing method

Similar Documents

Publication Publication Date Title
JPH0442944A (en) Semiconductor device
JPH03198361A (en) Semiconductor device
JPS63198346A (en) Semiconductor integrated circuit
JPS62109334A (en) Wafer probing device
JPH01219566A (en) Probe card
JPS618939A (en) Semiconductor device
JPS6486536A (en) Semiconductor device
JPH0621025Y2 (en) Probe card that measures two adjacent chips simultaneously
JPH0612544Y2 (en) Probe card
JPS62238633A (en) Probe for measuring electric characteristic of semiconductor wafer
JPS61147544A (en) Electric property measuring stage
JPH04152634A (en) Semiconductor integrated circuit
JPS62295426A (en) Probe card
JPH0226043A (en) Manufacture of semiconductor element
JPH04162544A (en) Semiconductor device
JPH04115545A (en) Probe card
JPH0636581Y2 (en) Probe board
JPS63220537A (en) Semiconductor substrate
JPH028752A (en) Probe card
JPH05315412A (en) Judging method for contact point
JPH06120307A (en) Semiconductor device
JPH03199976A (en) Probe card
JPS6146041A (en) Inspection jig for probe card
JPH0469947A (en) Probing apparatus
JPH04288847A (en) Semiconductor test device