JPH03157943A - Manufacture of resin-sealed semiconductor integrated circuit - Google Patents

Manufacture of resin-sealed semiconductor integrated circuit

Info

Publication number
JPH03157943A
JPH03157943A JP29807689A JP29807689A JPH03157943A JP H03157943 A JPH03157943 A JP H03157943A JP 29807689 A JP29807689 A JP 29807689A JP 29807689 A JP29807689 A JP 29807689A JP H03157943 A JPH03157943 A JP H03157943A
Authority
JP
Japan
Prior art keywords
resin
plate
lead frame
integrated circuit
parts
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP29807689A
Other languages
Japanese (ja)
Inventor
Hiroki Sumo
角力 宏樹
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Yamaguchi Ltd
Original Assignee
NEC Yamaguchi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Yamaguchi Ltd filed Critical NEC Yamaguchi Ltd
Priority to JP29807689A priority Critical patent/JPH03157943A/en
Publication of JPH03157943A publication Critical patent/JPH03157943A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To decrease the close contact parts of a lead frame and gate parts to a resin and to prevent the generation of a resin residue on the gate parts by a method wherein a plate is superposed on parts, at which the lead frame and the gate parts come into contact with the resin, and a resin-sealing is performed. CONSTITUTION:A resin 3 is thrown in a pot part 7 in a bottom force 1, a plate 6 is put on the force 1 and a lead frame 6 with semiconductor elements 4 fixed thereon is put on the plate 6. The plate is a stainless steel plate or the like. Resin 3 is filled in cavities 9 and a resin-sealing is completed. After the sealing, the close contact parts of the frame 5 and gate parts 8 to the resin 3 are decreased by the plate 6, a separation of the frame 5 and the gate parts from the resin is facilitated and a resin residue to be generated on the frame 5 is extremely decreased.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は樹脂封止型半導体集積回路の製造方法に関し、
特に樹脂封止方法に関する。
[Detailed Description of the Invention] [Field of Industrial Application] The present invention relates to a method for manufacturing a resin-encapsulated semiconductor integrated circuit,
In particular, it relates to a resin sealing method.

〔従来の技術〕[Conventional technology]

従来の樹脂封止型半導体集積回路の製造工程における樹
脂封止方法について第3図を用いて説明する。
A conventional resin-sealing method in the manufacturing process of a resin-sealed semiconductor integrated circuit will be described with reference to FIG.

第3図(a>は、金型の型締前の状態を示す断面図であ
る。
FIG. 3(a) is a sectional view showing the state of the mold before clamping.

下金型1のポット部7に樹脂3を投入、その後半導体素
子4を固着したリードフレーム5を下金型1上に載置す
る。
The resin 3 is put into the pot part 7 of the lower mold 1, and then the lead frame 5 to which the semiconductor element 4 is fixed is placed on the lower mold 1.

次に第3図(b)に示すように上金型2でリードフレー
ム5をはさみ、金型の型締を行ない、プランジャ]0を
加圧しキャビティー9内に樹脂3を充填し、樹脂封止を
完了させる。樹脂封止完了時には、リードフレーム5と
金型のゲート部8における樹脂3は密着した状態にある
Next, as shown in FIG. 3(b), the lead frame 5 is sandwiched between the upper mold 2, the mold is clamped, and the plunger]0 is pressurized to fill the cavity 9 with the resin 3 and seal the resin. complete the stop. When the resin sealing is completed, the lead frame 5 and the resin 3 in the gate portion 8 of the mold are in close contact with each other.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

しかしながら、上述した従来の樹脂封止型半導体集積回
路の製造方法は以下の様な欠点を有する。
However, the above-described conventional method for manufacturing a resin-sealed semiconductor integrated circuit has the following drawbacks.

近年多品種にわたるパッケージの実装方法の多様化、半
導体素子の高集積化及び大型化に伴い、樹脂サイドでス
トレス緩和の為の低応力化、密着性向−Fによる耐湿性
改善等の対応を余儀なくされている。しかし、このよう
な樹脂サイドの対応の為、従来のゲート部の樹脂の除去
方法では、リードフレームとゲート部の樹脂の分離が困
難となり、ゲート部の樹脂残りが発生するという欠点が
ある。
In recent years, with the diversification of mounting methods for a wide variety of packages and the increasing integration and size of semiconductor devices, we have been forced to take measures such as reducing stress on the resin side to relieve stress and improving moisture resistance with adhesion property -F. ing. However, due to such handling of the resin side, the conventional method of removing resin from the gate portion has the drawback that it is difficult to separate the resin from the lead frame and the gate portion, and resin remains at the gate portion.

〔課題を解決するための手段〕[Means to solve the problem]

本発明の樹脂封止型半導体集積回路の製造方法は、下金
型及び上金型の間に半導体素子が固着されたリードフレ
ームをはさみトランスファーモールド法により樹脂封止
する樹脂封止型半導体集積回路の製造方法において、前
記下金型のゲート部に板を載置しこの板の上にリードフ
レームを載置するものである。
The method for manufacturing a resin-sealed semiconductor integrated circuit of the present invention comprises sandwiching a lead frame with a semiconductor element fixed between a lower mold and an upper mold and sealing the resin-sealed semiconductor integrated circuit with a resin by a transfer molding method. In the manufacturing method, a plate is placed on the gate portion of the lower mold, and a lead frame is placed on this plate.

〔実施例〕〔Example〕

次に、本発明について図面を用いて説明する。 Next, the present invention will be explained using the drawings.

第1図(a)、(b)は本発明の第1の実施例を説明す
るための断面図である。
FIGS. 1(a) and 1(b) are sectional views for explaining a first embodiment of the present invention.

まず第1図(a)に示すように、下金型1のポット部7
に樹脂3を投入し、次に板6を下金型1に載置し、最後
に半導体素子4が固着されたリードフレーム5を板6の
上に接触載置せしめる。板6としては樹脂3とはがれや
すいものであればよく、ステンレス板やニッケル合金板
等を用いることができる。
First, as shown in FIG. 1(a), the pot part 7 of the lower mold 1
Then, the plate 6 is placed on the lower mold 1, and finally the lead frame 5 to which the semiconductor element 4 is fixed is placed on the plate 6 in contact with the resin 3. The plate 6 may be any material as long as it is easily separated from the resin 3, and a stainless steel plate, a nickel alloy plate, or the like can be used.

次に第1図(b)に示ずように、樹脂3をキャビティー
9に充填し、樹脂封止を完了させる。
Next, as shown in FIG. 1(b), the cavity 9 is filled with resin 3 to complete resin sealing.

このように第1の実施例によれば、樹脂封止完了後、リ
ードフレーム5とゲート部8の樹脂3の密着部分は、リ
ードフレーム5に接触している板6により減少する。従
ってリードフレーム5とゲート部の樹脂の分離は容易と
なり、リードフレーム5に発生する樹脂残りは極めて少
いものとなる。
As described above, according to the first embodiment, after the resin sealing is completed, the portion of the lead frame 5 and the resin 3 of the gate portion 8 that are in close contact with each other is reduced by the plate 6 that is in contact with the lead frame 5. Therefore, the resin of the lead frame 5 and the gate portion can be easily separated, and the amount of resin remaining on the lead frame 5 is extremely small.

第2図は、本発明の第2の実施例を説明するための断面
図であり、金型の型締前の状態を示している。
FIG. 2 is a sectional view for explaining the second embodiment of the present invention, showing the state of the mold before clamping.

この第2の実施例では第1の実施例と異なり、板6Aの
樹脂投入部にあたる部分に穴を設けである。従って板6
Aとリードフレーム5を下金型1に載置した後に樹脂3
を投入できるため、樹脂の硬化を遅らせ、よりスムーズ
に樹脂3をキャビティ9に導入できるという利点がある
This second embodiment differs from the first embodiment in that a hole is provided in the portion of the plate 6A corresponding to the resin injection portion. Therefore plate 6
After placing A and the lead frame 5 on the lower mold 1, the resin 3
This has the advantage that the curing of the resin can be delayed and the resin 3 can be introduced into the cavity 9 more smoothly.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、リードフレームとゲート
部の樹脂とが接触する部分に板を重ね合わせて樹脂封止
を行う事により、リードフレームとゲート部の樹脂との
密着部分を減少させることができるため、ゲート部樹脂
の除去での樹脂残りを防止できるという効果が有る。
As explained above, the present invention reduces the contact area between the lead frame and the resin of the gate part by overlapping the plate and sealing with resin the part where the lead frame and the resin of the gate part contact. This has the effect of preventing resin from remaining when removing the gate resin.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図及び第2図は、本発明の第1及び第2の実施例を
説明するための金型の断面図、第3図は従来技術を説明
するための金型の断面図である。 1・・・下金型、2・・・上金型、3・・・樹脂、4・
・・半導体素子、5・・・リードフレーム、6・・・板
、7・・・ポット部、8・・・ゲート部、9・・・キャ
ビティー、10・・・プランジャ。
1 and 2 are sectional views of a mold for explaining the first and second embodiments of the present invention, and FIG. 3 is a sectional view of a mold for explaining the prior art. 1...Lower mold, 2...Upper mold, 3...Resin, 4...
... Semiconductor element, 5... Lead frame, 6... Board, 7... Pot part, 8... Gate part, 9... Cavity, 10... Plunger.

Claims (1)

【特許請求の範囲】[Claims]  下金型及び上金型の間に半導体素子が固着されたリー
ドフレームをはさみトランスファーモールド法により樹
脂封止する樹脂封止型半導体集積回路の製造方法におい
て、前記下金型のゲート部に板を載置しこの板の上にリ
ードフレームを載置することを特徴とする樹脂封止型半
導体集積回路の製造方法。
In a method for manufacturing a resin-sealed semiconductor integrated circuit in which a lead frame with a semiconductor element fixed thereto is sandwiched between a lower mold and an upper mold and resin-sealed by a transfer molding method, a plate is attached to the gate portion of the lower mold. A method for manufacturing a resin-sealed semiconductor integrated circuit, comprising placing a lead frame on the mounting plate.
JP29807689A 1989-11-15 1989-11-15 Manufacture of resin-sealed semiconductor integrated circuit Pending JPH03157943A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP29807689A JPH03157943A (en) 1989-11-15 1989-11-15 Manufacture of resin-sealed semiconductor integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29807689A JPH03157943A (en) 1989-11-15 1989-11-15 Manufacture of resin-sealed semiconductor integrated circuit

Publications (1)

Publication Number Publication Date
JPH03157943A true JPH03157943A (en) 1991-07-05

Family

ID=17854840

Family Applications (1)

Application Number Title Priority Date Filing Date
JP29807689A Pending JPH03157943A (en) 1989-11-15 1989-11-15 Manufacture of resin-sealed semiconductor integrated circuit

Country Status (1)

Country Link
JP (1) JPH03157943A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6162484A (en) * 1990-07-23 2000-12-19 T. W. Burleson & Son Method for the production of a reduced calorie honey composition

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01138724A (en) * 1987-11-25 1989-05-31 Mitsubishi Electric Corp Molding of semiconductor device and apparatus therefor

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01138724A (en) * 1987-11-25 1989-05-31 Mitsubishi Electric Corp Molding of semiconductor device and apparatus therefor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6162484A (en) * 1990-07-23 2000-12-19 T. W. Burleson & Son Method for the production of a reduced calorie honey composition

Similar Documents

Publication Publication Date Title
US5139969A (en) Method of making resin molded semiconductor device
EP1315605B1 (en) Mold and method for encapsulating an electronic device
JP3194917B2 (en) Resin sealing method
JPH0590319A (en) Method and apparatus for sealing semiconductor device
JPH04102338A (en) Method and apparatus for manufacture of resin-sealed semiconductor device
JP3456983B2 (en) Method for manufacturing lead frame and resin-encapsulated semiconductor device
JP3129660B2 (en) Resin sealing method and resin sealing device for SON package
JP3139981B2 (en) Resin sealing method and resin sealing device for chip size package
JPH03157943A (en) Manufacture of resin-sealed semiconductor integrated circuit
JP3246037B2 (en) Transfer mold for semiconductor chip
JPH10270606A (en) Structure of packaged semiconductor device
JP3317346B2 (en) Method for manufacturing resin-encapsulated semiconductor device
JPS60257528A (en) Mold for semiconductor sealing
JP2730873B2 (en) Method for manufacturing semiconductor device
JPH05218508A (en) Manufacture of optical semiconductor device
JP2616685B2 (en) Method for manufacturing resin-encapsulated semiconductor device
JPS60111432A (en) Metal mold for resin sealing of semiconductor device
JP2003203935A (en) Sealing method of semiconductor device, and sealing device therefor
JPH02265721A (en) Encapsulation die for semiconductor device
JP3499269B2 (en) Cover frame and resin sealing method
JPH09148354A (en) Die for encapsulating semiconductor with resin
JPH05326587A (en) Method and device for sealing resin-sealed-type semiconductor device
JPH0745663A (en) Semiconductor device with heat sink and its manufacture
JPH0546270Y2 (en)
JPS63162206A (en) Resin molding apparatus