JPH03109299U - - Google Patents

Info

Publication number
JPH03109299U
JPH03109299U JP1795990U JP1795990U JPH03109299U JP H03109299 U JPH03109299 U JP H03109299U JP 1795990 U JP1795990 U JP 1795990U JP 1795990 U JP1795990 U JP 1795990U JP H03109299 U JPH03109299 U JP H03109299U
Authority
JP
Japan
Prior art keywords
voltage
power supply
load
input terminal
control device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1795990U
Other languages
Japanese (ja)
Other versions
JP2521923Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1795990U priority Critical patent/JP2521923Y2/en
Publication of JPH03109299U publication Critical patent/JPH03109299U/ja
Application granted granted Critical
Publication of JP2521923Y2 publication Critical patent/JP2521923Y2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Discharge-Lamp Control Circuits And Pulse- Feed Circuits (AREA)
  • Rectifiers (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの考案の第1の実施例の構成を示す
回路図、第2図はこの考案の第2の実施例の構成
を示す回路図、第3図はn倍電圧整流回路を有す
る第3の実施例の回路図、第4図は第1の従来例
の構成を示す回路図、第5図は第1の従来例の動
作を示すタイムチヤート、第6図は第2の従来例
の構成を示す回路図、第7図は第3の従来例の構
成を示す回路図、第8図は第3の従来例の動作を
示すタイムチヤートである。 ……負荷制御装置、DL,DL……負荷
、IN……負荷制御装置本体、BS……2倍電
圧整流回路、C,C……コンデンサ、A,B
……電源入力端子、F……制御入力端子、Q
…ホトサイリスタカプラ、Vs……交流電源、S
W……電源スイツチ。
Figure 1 is a circuit diagram showing the configuration of a first embodiment of this invention, Figure 2 is a circuit diagram showing the configuration of a second embodiment of this invention, and Figure 3 is a circuit diagram showing the configuration of a second embodiment of this invention. 4 is a circuit diagram showing the configuration of the first conventional example, FIG. 5 is a time chart showing the operation of the first conventional example, and FIG. 6 is a circuit diagram of the second conventional example. FIG. 7 is a circuit diagram showing the configuration of the third conventional example, and FIG. 8 is a time chart showing the operation of the third conventional example. ...Load control device, DL 1 , DL 2 ...Load, IN...Load control device main body, BS 1 ...Double voltage rectifier circuit, C4 , C5 ...Capacitor, A, B
...Power input terminal, F...Control input terminal, Q1 ...
...Photothyristor coupler, Vs...AC power supply, S
W...Power switch.

Claims (1)

【実用新案登録請求の範囲】 電源電圧のn−1倍(nは2以上の整数)の電
圧を生じる第1のコンデンサと電源電圧の等倍の
電圧を生じる第2のコンデンサとの直列回路を最
終出力段に有するn倍電圧整流回路と、 このn倍電圧整流回路より直流電源電圧が供給
されて負荷へ給電し制御入力端子への電源電圧の
印加の有無によつて負荷への給電状態を切り替え
る負荷制御装置本体と、 前記負荷制御装置本体の制御入力端子と前記n
倍電圧整流回路の一対の電源入力端子のうち前記
第1および第2のコンデンサの接続点に接続され
た一の電源入力端子とは異なる他の電源入力端子
との間に接続されて前記制御入力端子への給電を
断続する制御用サイリスタとを備えた負荷制御装
置。
[Claims for Utility Model Registration] A series circuit consisting of a first capacitor that produces a voltage that is n-1 times the power supply voltage (n is an integer of 2 or more) and a second capacitor that produces a voltage that is equal to the power supply voltage. An n-fold voltage rectifier circuit is provided in the final output stage, and a DC power supply voltage is supplied from this n-fold voltage rectifier circuit to the load, and the power supply state to the load is determined depending on whether or not the power supply voltage is applied to the control input terminal. a load control device main body to be switched; a control input terminal of the load control device main body and the n
The control input is connected between one of the pair of power input terminals of the voltage doubler rectifier circuit and another power input terminal different from the one connected to the connection point of the first and second capacitors. A load control device equipped with a control thyristor that intermittents power supply to the terminals.
JP1795990U 1990-02-23 1990-02-23 Load control device Expired - Fee Related JP2521923Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1795990U JP2521923Y2 (en) 1990-02-23 1990-02-23 Load control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1795990U JP2521923Y2 (en) 1990-02-23 1990-02-23 Load control device

Publications (2)

Publication Number Publication Date
JPH03109299U true JPH03109299U (en) 1991-11-11
JP2521923Y2 JP2521923Y2 (en) 1997-01-08

Family

ID=31521135

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1795990U Expired - Fee Related JP2521923Y2 (en) 1990-02-23 1990-02-23 Load control device

Country Status (1)

Country Link
JP (1) JP2521923Y2 (en)

Also Published As

Publication number Publication date
JP2521923Y2 (en) 1997-01-08

Similar Documents

Publication Publication Date Title
JPH03109299U (en)
JPH033189U (en)
JPH0434888U (en)
JPH0386419U (en)
JPS6244685U (en)
JPH0334645U (en)
JPS6355795U (en)
JPS63187589U (en)
JPS6338409U (en)
JPS63137534U (en)
JPH03124782U (en)
JPH0230293U (en)
JPH0425483U (en)
JPS63100923U (en)
JPS63195405U (en)
JPH02146950U (en)
JPS6232428U (en)
JPS63187587U (en)
JPH01113583U (en)
JPH0334643U (en)
JPS62177245U (en)
JPH0439091U (en)
JPH0391029U (en)
JPS62191394U (en)
JPH03106882U (en)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees