JPH03107736U - - Google Patents
Info
- Publication number
- JPH03107736U JPH03107736U JP1517890U JP1517890U JPH03107736U JP H03107736 U JPH03107736 U JP H03107736U JP 1517890 U JP1517890 U JP 1517890U JP 1517890 U JP1517890 U JP 1517890U JP H03107736 U JPH03107736 U JP H03107736U
- Authority
- JP
- Japan
- Prior art keywords
- interface
- interface board
- address decoder
- state buffer
- data transmission
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005540 biological transmission Effects 0.000 claims description 2
- 230000009977 dual effect Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 1
Landscapes
- Small-Scale Networks (AREA)
- Computer And Data Communications (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1517890U JPH03107736U (hu) | 1990-02-20 | 1990-02-20 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1517890U JPH03107736U (hu) | 1990-02-20 | 1990-02-20 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH03107736U true JPH03107736U (hu) | 1991-11-06 |
Family
ID=31518496
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1517890U Pending JPH03107736U (hu) | 1990-02-20 | 1990-02-20 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH03107736U (hu) |
-
1990
- 1990-02-20 JP JP1517890U patent/JPH03107736U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3411300B2 (ja) | 情報処理装置 | |
| JPH03107736U (hu) | ||
| JPS5858631A (ja) | 多重バス方式 | |
| JPH0466625U (hu) | ||
| JPH01291343A (ja) | メモリ管理装置 | |
| JP2610971B2 (ja) | 中央処理装置間ダイレクトメモリアクセス方式 | |
| JPH0295456U (hu) | ||
| JPS6120172A (ja) | マルチマイクロプロセツサシステム | |
| JPS60112857U (ja) | マイクロプロセツサ間のデ−タ転送回路 | |
| JPS6392956U (hu) | ||
| JPH0334148U (hu) | ||
| JPS6368054U (hu) | ||
| JPS59160357U (ja) | マルチｃｐｕシステム | |
| JPS60148648U (ja) | デユアル・プロセツサ・システムにおける共有メモリの制御回路 | |
| JPS6386054A (ja) | メモリ方式 | |
| JPS59118049U (ja) | 制御装置 | |
| JPS635501U (hu) | ||
| JPH04316247A (ja) | ネットワーク接続装置 | |
| JPH0444047U (hu) | ||
| JPH0365338U (hu) | ||
| JPS63159440U (hu) | ||
| JPS6439540U (hu) | ||
| JPS6363941B2 (hu) | ||
| JPH02116344U (hu) | ||
| JPS58108547U (ja) | デ−タ転送装置 |