JPH0297059A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPH0297059A JPH0297059A JP25013088A JP25013088A JPH0297059A JP H0297059 A JPH0297059 A JP H0297059A JP 25013088 A JP25013088 A JP 25013088A JP 25013088 A JP25013088 A JP 25013088A JP H0297059 A JPH0297059 A JP H0297059A
- Authority
- JP
- Japan
- Prior art keywords
- cell
- functional cell
- computer functional
- wiring aluminum
- aluminum
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims description 3
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims abstract description 16
- 229910052782 aluminium Inorganic materials 0.000 claims abstract description 16
- 239000000470 constituent Substances 0.000 claims 1
- 230000001413 cellular effect Effects 0.000 description 2
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0214—Particular design considerations for integrated circuits for internal polarisation, e.g. I2L
- H01L27/0218—Particular design considerations for integrated circuits for internal polarisation, e.g. I2L of field effect structures
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
Description
【発明の詳細な説明】
[産業上の利用分野コ
本発明は、標準方式集積回路におけるコンピュータ機能
セルの電源構造に関するものである。DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to power supply structures for computer function cells in standard integrated circuits.
[従来の技術]
従来の標準セル方式集積回路の機能セルは長方形の相対
する辺に電源グランド配線用アルミを配置し、機能セル
内部へ電力を供給していた。[Prior Art] A functional cell of a conventional standard cell type integrated circuit has a rectangular shape with aluminum for power ground wiring placed on opposite sides to supply power to the inside of the functional cell.
[発明が解決しようとする課題]
しかし、前述の従来技術ではコンピュータ機能セルの電
力供給はセルの周囲にある限られた配線用アルミの所か
ら行なっていた。[Problems to be Solved by the Invention] However, in the prior art described above, power is supplied to the computer function cell from a limited area of aluminum wiring around the cell.
このためコンピュータ機能セルの周りに配置されるセル
が設計のたびに異なる標準セル方式集積回路では、最適
な電力供給配線ができず周囲に配置された他のセルの影
響を受は安定した動作が得られないという問題点を有し
ていた。そこで本発明はこのような問題点を解決するも
ので、その目的とするところは安定な動作をするコンピ
ュータ機能セルを提供することにある。For this reason, in standard cellular integrated circuits, where the cells placed around a computer function cell are different for each design, it is not possible to provide optimal power supply wiring, and stable operation cannot be achieved due to the influence of other cells placed around the computer function cell. The problem was that it could not be obtained. SUMMARY OF THE INVENTION The present invention is intended to solve these problems, and its purpose is to provide a computer function cell that operates stably.
[課題を解決するための手段]
本発明の半導体装置は、
α) 標準セル方式集噴回路において、b) yt成さ
れるセルとして、コンビ一一夕機能セルを有し、
C) 該コンピュータ機能セルの周囲を同−i1i+i
の配線用アルミで囲い電源電位とすることを特徴とする
。[Means for Solving the Problems] The semiconductor device of the present invention includes α) a standard cell type integrated circuit, b) a combination overnight function cell as a yt-formed cell, and C) the computer function. -i1i+i around the cell
It is characterized in that it is surrounded by aluminum for wiring and has a power supply potential.
[作用]
本発明の上記構成によれば、コンビーータ機ijヒセル
の周囲に同一幅の電源グランドアルミがありどこからで
もコンピュータ機能セルに電力が供給できるとともに、
周囲の他のセルとの間に電ηJ4!グランドアルミがあ
るため周囲のセルの動作による影響を受けにくい。[Function] According to the above configuration of the present invention, there is a power ground aluminum of the same width around the combiner machine, and power can be supplied to the computer function cell from anywhere.
Electricity ηJ4 between surrounding cells! Due to the presence of ground aluminum, it is less affected by the operation of surrounding cells.
[実施例コ 以下、本発明の一実施例について説明する。[Example code] An embodiment of the present invention will be described below.
第1図は、標準セル方式集積回路チップの平面図である
。1は集積回路チップ、2は標準セル、6はコンピュー
タ機能セル、4はALU (!E術論理演算装置)ブロ
ック、5はROM・レジスタフロック、6は制御回路ブ
ロックである。第2図は、第1図におけるコンピュータ
機能セル部分を拡大したものであり、11は電源(VD
D)に接続される第−層の配線用アルミ、12はグラン
ド(Vss)に接続される第−層の配線用アルミ、15
はコンピュータ機能セル、14はデータバス、ライン、
1516は他の標準セルである。FIG. 1 is a plan view of a standard cellular integrated circuit chip. 1 is an integrated circuit chip, 2 is a standard cell, 6 is a computer function cell, 4 is an ALU (!E logic operation unit) block, 5 is a ROM/register block, and 6 is a control circuit block. Figure 2 is an enlarged view of the computer function cell part in Figure 1, and 11 is a power supply (VD
D) -th layer wiring aluminum connected to ground (Vss), 12 -th layer wiring aluminum connected to ground (Vss), 15
is a computer function cell, 14 is a data bus, line,
1516 is another standard cell.
コンピュータ機能セルを除いた、標準セル回路構成はシ
ステムにより毎回具なりコンピュータ機能セルの周囲に
配置される標準セル・配線の条件が変わってもコン−ピ
ユータ機能セルの周囲に電源グランド配線アルミがある
ため、第−層および第二層のアルミ配線を用いることに
より簡単にどこからでも電力供給ができ最適な電源設計
ができろ[発明の効果]
以上述べたようにこの発明によれば、コンピュータセル
は電源グランドに囲まれているため、セル配置の位置、
方向に関係なくどこに配置しても最適な′ポカ供給設計
ができ、また囲りにある電源グランド配線により周囲の
標準セル、配線によるスイッチング、ノイズカップリン
グ、ノイズを防止でき安定な特性が得られる効果がある
。The standard cell circuit configuration, excluding the computer function cell, changes depending on the system, and even if the standard cells and wiring conditions placed around the computer function cell change, there is still aluminum power supply ground wiring around the computer function cell. Therefore, by using the aluminum wiring in the first and second layers, power can be easily supplied from anywhere and an optimal power supply design can be achieved. [Effects of the Invention] As described above, according to this invention, computer cells Because it is surrounded by power ground, the location of the cell placement,
An optimal power supply design can be achieved regardless of the direction, and the surrounding power supply ground wiring prevents switching, noise coupling, and noise caused by surrounding standard cells and wiring, resulting in stable characteristics. effective.
第1図は卵準セル方式集債回路チップ図、第2図はコン
ピュータ機能セル部分拡大図を示す。
1・・・・・・・・・集積回路チップ
2・・・・・・・・・標準セル
3・・・・・・・・・コンピュータ機能セル4・・・・
・・・・ALUブロック
5・・・・・・・・・ROM・レジスタブロック6・・
・・・・・・・制御回路ブロック11.12・・・・・
・電源グランド配線アルミ13・・・・・・コンピュー
タ機能セル14・・・・・・データバス・ライン
15.16・・・・・・他の標準セル
以上
出願人 セイコーエプソン株式会社
代理人 弁理士 上柳雅誉(池1名)Fig. 1 shows a chip diagram of a quasi-cell type bond collection circuit, and Fig. 2 shows a partially enlarged view of a computer function cell. 1...Integrated circuit chip 2...Standard cell 3...Computer function cell 4...
...ALU block 5...ROM/register block 6...
......Control circuit block 11.12...
・Power ground wiring Aluminum 13... Computer function cell 14... Data bus line 15.16... Other standard cells or above Applicant Seiko Epson Co., Ltd. Agent Patent attorney Masayoshi Kamiyanagi (1 person)
Claims (1)
し、 c)該コンピュータ機能セルの周囲を同一幅の配線用ア
ルミで囲い電源電位とすることを特徴とする半導体装置
。[Claims] a) A standard cell type integrated circuit, b) having a computer function cell as a constituent cell, and c) surrounding the computer function cell with wiring aluminum having the same width and connecting it to a power supply potential. A semiconductor device characterized by:
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP25013088A JPH0297059A (en) | 1988-10-04 | 1988-10-04 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP25013088A JPH0297059A (en) | 1988-10-04 | 1988-10-04 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH0297059A true JPH0297059A (en) | 1990-04-09 |
Family
ID=17203275
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP25013088A Pending JPH0297059A (en) | 1988-10-04 | 1988-10-04 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0297059A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5748549A (en) * | 1996-05-27 | 1998-05-05 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device |
-
1988
- 1988-10-04 JP JP25013088A patent/JPH0297059A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5748549A (en) * | 1996-05-27 | 1998-05-05 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2668981B2 (en) | Semiconductor integrated circuit | |
JPS6344734A (en) | Semiconductor device | |
JPH02163960A (en) | Semiconductor device | |
JPH073840B2 (en) | Semiconductor integrated circuit | |
KR970063679A (en) | A method of wiring metal interconnect lines in an integrated circuit, and the integrated circuit manufactured thereby | |
JPH05121548A (en) | Clock supplying circuit and integrated circuit with the same circuit | |
JPS61202451A (en) | Wiring structure of semiconductor integrated circuit | |
US6720636B2 (en) | Semiconductor device with a staggered pad arrangement | |
JPH0297059A (en) | Semiconductor device | |
JP2876963B2 (en) | Semiconductor device | |
JP3171495B2 (en) | Composite semiconductor device | |
JPS62150844A (en) | Logic integrated circuit device | |
JP3353397B2 (en) | Semiconductor integrated circuit | |
JPH0448778A (en) | Semiconductor integrated circuit device | |
JPH0286131A (en) | Semiconductor integrated device | |
JPH05343525A (en) | Semiconductor integrated circuit | |
JPH07142583A (en) | Semiconductor integrated circuit and layout method thereof | |
JP3022563B2 (en) | Semiconductor device | |
JPS6380622A (en) | Semiconductor integrated circuit device | |
JP2508206B2 (en) | Integrated circuit device | |
JPH065782A (en) | Layout method at corner part of semiconductor and semiconductor integrated circuit device | |
JPH09148545A (en) | Semiconductor device | |
JPH0376142A (en) | Semiconductor integrated circuit | |
JPH07226439A (en) | Semiconductor integrated circuit | |
JPH0485942A (en) | Semiconductor integrated circuit |