JPH0292551U - - Google Patents

Info

Publication number
JPH0292551U
JPH0292551U JP17126788U JP17126788U JPH0292551U JP H0292551 U JPH0292551 U JP H0292551U JP 17126788 U JP17126788 U JP 17126788U JP 17126788 U JP17126788 U JP 17126788U JP H0292551 U JPH0292551 U JP H0292551U
Authority
JP
Japan
Prior art keywords
data
result
notification
receiving
ram
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP17126788U
Other languages
Japanese (ja)
Other versions
JP2525256Y2 (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1988171267U priority Critical patent/JP2525256Y2/en
Priority to US07/456,852 priority patent/US5212636A/en
Publication of JPH0292551U publication Critical patent/JPH0292551U/ja
Application granted granted Critical
Publication of JP2525256Y2 publication Critical patent/JP2525256Y2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一実施例に係る受信機を示す
外観平面図、第2図は本実施例の受信機内部の回
路構成を示すブロツク図、第3図は本実施例で採
用した送信信号フオーマツトを示す図、第4図は
第2図中のRAM11の主要内容を示す模式構成
図、第5図は第2図中のRAM15の主要内容を
示す模式構成図、第6図は本実施例の全体的な処
理動作を示すフローチヤート、第7図は第6図中
の受信データ取り込み処理(ステツプa13)を
具体的に示すフローチヤート、第8図及び第9図
は第6図中のキー処理(ステツプa)のうち、
読み出しキーSの操作時と確認キーSの操作
時のそれぞれの処理を具体的に示すフローチヤー
ト、第10図はRAM15に各レースの予測デー
タが記憶された場合の一例を示す図、第11図は
RAM11に受信データが記憶された場合の一例
を示す図、第12図はRAM15に各レース毎の
払い戻し金額データが記憶された場合の一例を示
す図、第13図は読み出しキーSと確認キーS
の操作に基づく表示部2の表示状態の切り換わ
りを示す図、第14図は本考案の他の実施例に係
る受信機内部の回路構成の一部を示すブロツク図
、第15図は上記他の実施例で採用した送信信号
フオーマツトを示す図である。 2……表示部、4……受信回路、5……入力同
期回路、6……BCH誤り訂正回路、7……プリ
アンブル検出回路、8……同期コード検出回路、
9……S−P変換回路、10……受信タイミング
制御回路、11……受信データ記憶用のRAM、
12……RAM制御部、13……CPU、15…
…予想データ記憶用のRAM、16……演算回路
、21……スピーカ駆動回路、22……スピーカ
、23……ID−ROM、24……アドレス一致
検出回路、N……受信データレジスタ、D……結
果データ記憶部、E……配当データ記憶部、F…
…誤りなしフラグ、M……予想データレジスタ、
G……予想データ記憶部、H……購入金額記憶部
、I……払い戻し金額記憶部、J……報音済フラ
グ、K……的中フラグ、R〜R10……予想本
数レジスタ、C……レース指定レジスタ、P……
表示ポインタ、S……タイマレジスタ、L……受
信可否フラグ、S……読み出しキー、S……
確認キー、S……データ入力キー、S……レ
ースキー、S……エンターキー。
Fig. 1 is an external plan view showing a receiver according to an embodiment of the present invention, Fig. 2 is a block diagram showing the internal circuit configuration of the receiver of this embodiment, and Fig. 3 is a transmitter employed in this embodiment. 4 is a schematic configuration diagram showing the main contents of RAM 11 in FIG. 2, FIG. 5 is a schematic configuration diagram showing the main contents of RAM 15 in FIG. 2, and FIG. 6 is a diagram showing the main contents of RAM 15 in FIG. 2. A flowchart showing the overall processing operation of the example, FIG. 7 is a flowchart specifically showing the received data importing process (step a13 ) in FIG. 6, and FIGS. 8 and 9 are in FIG. Of the key processing (step a5 ),
10 is a flowchart specifically showing the respective processes when operating the read key S1 and when operating the confirm key S2 . FIG. FIG. 11 is a diagram showing an example of the case where received data is stored in the RAM 11, FIG. 12 is a diagram showing an example of the case where the payout amount data for each race is stored in the RAM 15, and FIG. 13 is a diagram showing an example of the case where the received data is stored in the RAM 15. and confirmation key S
FIG . 14 is a block diagram showing a part of the circuit configuration inside the receiver according to another embodiment of the present invention, and FIG. FIG. 7 is a diagram showing a transmission signal format adopted in another embodiment. 2... Display unit, 4... Receiving circuit, 5... Input synchronization circuit, 6... BCH error correction circuit, 7... Preamble detection circuit, 8... Synchronization code detection circuit,
9... S-P conversion circuit, 10... Reception timing control circuit, 11... RAM for storing received data,
12...RAM control unit, 13...CPU, 15...
...RAM for storing expected data, 16... Arithmetic circuit, 21... Speaker drive circuit, 22... Speaker, 23... ID-ROM, 24... Address match detection circuit, N... Reception data register, D... ...Result data storage section, E...Payout data storage section, F...
...No error flag, M...Expected data register,
G: Expected data storage unit, H: Purchase amount storage unit, I: Refund amount storage unit, J: Reported flag, K: Hit flag, R1 to R10 : Expected number of books register, C...Race designation register, P...
Display pointer, S...Timer register, L...Reception availability flag, S1 ...Read key, S2 ...
Confirmation key, S3 ...Data input key, S4 ...Race key, S5 ...Enter key.

Claims (1)

【実用新案登録請求の範囲】 1 レースの結果を予想する複数の予想データを
入力する入力手段と、 該入力手段で入力された複数の予想データを記
憶する記憶手段と、 実際のレース結果を示す結果データを受信する
受信手段と、 該受信手段で受信された結果データと前記記憶
手段に記憶されている予想データとの一致を判別
する一致判別手段と、 該一致判別手段により一致が判別された時に、
予想が的中したことを報知する報知手段とを備え
たことを特徴とする受信機。 2 前記報知手段は音で報知することを特徴とす
る請求項(1)記載の受信機。 3 前記報知手段による報音は最初の1回のみで
あることを特徴とする請求項2記載の受信機。
[Scope of Claim for Utility Model Registration] 1. An input means for inputting a plurality of prediction data predicting the result of a race, a storage means for storing a plurality of prediction data inputted by the input means, and an indication of the actual race result. a receiving means for receiving result data; a match determining means for determining whether the result data received by the receiving means matches the expected data stored in the storage means; and a match is determined by the matching determining means. Sometimes,
1. A receiver comprising a notification means for notifying that the prediction is correct. 2. The receiver according to claim 1, wherein the notification means provides notification by sound. 3. The receiver according to claim 2, wherein the notification means makes a sound only once at the beginning.
JP1988171267U 1988-12-28 1988-12-28 Receiving machine Expired - Lifetime JP2525256Y2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP1988171267U JP2525256Y2 (en) 1988-12-28 1988-12-28 Receiving machine
US07/456,852 US5212636A (en) 1988-12-28 1989-12-26 Radio receiver capable of confirming gambling results

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1988171267U JP2525256Y2 (en) 1988-12-28 1988-12-28 Receiving machine

Publications (2)

Publication Number Publication Date
JPH0292551U true JPH0292551U (en) 1990-07-23
JP2525256Y2 JP2525256Y2 (en) 1997-02-05

Family

ID=31462950

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1988171267U Expired - Lifetime JP2525256Y2 (en) 1988-12-28 1988-12-28 Receiving machine

Country Status (1)

Country Link
JP (1) JP2525256Y2 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60262272A (en) * 1984-06-08 1985-12-25 Omron Tateisi Electronics Co Portable share rate data receiver
JPH07120378A (en) * 1993-10-21 1995-05-12 Toyota Motor Corp Testing method for adhesion property of film

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60262272A (en) * 1984-06-08 1985-12-25 Omron Tateisi Electronics Co Portable share rate data receiver
JPH07120378A (en) * 1993-10-21 1995-05-12 Toyota Motor Corp Testing method for adhesion property of film

Also Published As

Publication number Publication date
JP2525256Y2 (en) 1997-02-05

Similar Documents

Publication Publication Date Title
US5212636A (en) Radio receiver capable of confirming gambling results
US4696054A (en) Pocketable wireless transmitter and receiver
JPH0292551U (en)
JPH0292549U (en)
JPH0292550U (en)
JP2525257Y2 (en) Receiving machine
JPH0292552U (en)
JPS6116636A (en) Selective call receiver with display function
JPS6117438Y2 (en)
JP2508585B2 (en) Information receiver
JP2508586B2 (en) Information receiving device and storage medium for information receiving device
JPH0625078Y2 (en) Paging receiver
JPH05165787A (en) Small-sized electronic appliance system
JP2525256Z (en)
JP3062865B2 (en) Data receiver with dialer function
JPH0292554U (en)
JPH0619226Y2 (en) Paging receiver with auto dial function
JPH0646111Y2 (en) Paging receiver with display function
JPH0325261Y2 (en)
JP3258350B2 (en) Information storage device
JPH05183486A (en) Information receiving device
JPS63142790U (en)
JPH0288347U (en)
JPH0243041U (en)
JPH0336455B2 (en)