JPH0285949A - General-purpose interface bus controller - Google Patents

General-purpose interface bus controller

Info

Publication number
JPH0285949A
JPH0285949A JP23790688A JP23790688A JPH0285949A JP H0285949 A JPH0285949 A JP H0285949A JP 23790688 A JP23790688 A JP 23790688A JP 23790688 A JP23790688 A JP 23790688A JP H0285949 A JPH0285949 A JP H0285949A
Authority
JP
Japan
Prior art keywords
gpib
controller
disconnection
bus
connection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP23790688A
Other languages
Japanese (ja)
Other versions
JP2545950B2 (en
Inventor
Yoshiyuki Mihashi
三橋 嘉之
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP63237906A priority Critical patent/JP2545950B2/en
Publication of JPH0285949A publication Critical patent/JPH0285949A/en
Application granted granted Critical
Publication of JP2545950B2 publication Critical patent/JP2545950B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)

Abstract

PURPOSE:To perform the local and independent transfer of data by adding a device having a bus connecting/disconnecting function to a general-purpose interface bus (GPIB). CONSTITUTION:A GPIB connecting/disconnecting part 3 has a function to perform the physical connection and disconnection between the GPIB4 and 5. A 2nd GPIB control part 12 stops its working in a bus connection state, and a 1st GPIB control part 11 works under the control of a controller set at the side of the GPIB4. When a bus disconnection command is received from the controller, the GPIB4 and 5 are separated from each other and an instruction is given to the part 12 to serve as a controller. Thus, the working of the part 12 is stopped when the part 12 receives the second bus connection command. Then a GPIB connecting/disconnecting part 13 is controlled for disconnection of the GPIBs. Thus the processing ability is improved for a GPIB controller.

Description

【発明の詳細な説明】 C産業上の利用分野) 本発明はIEEE  8td  488−1978で規
定された汎用インターフェースバス(GPIB)の制御
装置に廚する。
DETAILED DESCRIPTION OF THE INVENTION C. Industrial Application Field The present invention relates to a general purpose interface bus (GPIB) control device defined in IEEE 8td 488-1978.

(従来の技術) 汎用インターフェースバス(以後、GPIBと称する。(Conventional technology) General purpose interface bus (hereinafter referred to as GPIB).

)は汎用のバスであり、1本のバス上に複数の装置が接
続され、5ち1台がコントローラとなつてバスを制御す
るものである。−般に、GPIBに接続される装置はト
ーカおよびリスナの機能をもち、コントローラの制御の
もとでトーカとして指定された1台の装置からリスナと
して指定された1台以上の装置へ3線ハンドシエイクに
よりデータ転送が行われている。
) is a general-purpose bus, and a plurality of devices are connected to one bus, and one of the five devices functions as a controller to control the bus. - In general, devices connected to the GPIB have talker and listener functionality, with a three-wire handshake from one device designated as a talker to one or more devices designated as listeners under the control of a controller. Data transfer is being performed by

(発明が解決しようとする課題) 上述した従来のGPIBでは、すべての装置が1本のバ
スに接続されているため、−時的にはトーカとなる1台
の装置からリスナとなるn台の装置へデータp′−転送
されるのみである。そのため、それ以外の装置間で阻デ
ータ転送の必要件が生じても、現在、実行されているデ
ータの転送が終了するまで待たされることになる。
(Problems to be Solved by the Invention) In the conventional GPIB described above, all devices are connected to one bus, so that - at times, one device that is a talker is connected to n devices that are listeners. Only data p'-transferred to the device. Therefore, even if a need arises for data transfer between other devices, the device will have to wait until the data transfer currently being executed is completed.

従りて、高い処理速度が要求されるようなシステムでは
、バスネックのために所望の処理能力が得られない場合
があるという欠点がある。
Therefore, in a system that requires high processing speed, there is a drawback that the desired processing capacity may not be obtained due to the bus neck.

本発明の目的は、トーカ/リスナとして動作する第1の
GPIB制御部を備えてシステムのコントロー2から送
出されるコマンドに従りて接続/切離しを制御するとと
もに、GPIBが接続されている状態では機能を停止し
、切離されている状態では:ll y トローラとして
動作する第2のGPIBII(411部を備えることに
よって上記欠点を除去し、処理能力の低下することがな
いよ5に構成したGPIB制御装置を提供することにあ
る。
An object of the present invention is to provide a first GPIB control unit that operates as a talker/listener, and to control connection/disconnection according to commands sent from a system controller 2, and to When the function is stopped and it is disconnected, the GPIB is configured to eliminate the above drawbacks by providing a second GPIBII (411 part) that operates as a ll y controller and to prevent a decrease in processing performance. The purpose is to provide a control device.

(課題を解決するための手段) 本発明によるGPIB制御装置は第1および第2のGP
IB制御部と、GPIB接続/切離し部とを具備して構
成したものである。
(Means for Solving the Problems) A GPIB control device according to the present invention provides a first and a second GPIB control device.
It is configured to include an IB control section and a GPIB connection/disconnection section.

第1のGPIB制御部はトーカ/リスナとして動作し、
システムコントローラからのコマンドにより直列接続さ
れた一対のGPIBの接続/切離しを制御するためのも
のである。
The first GPIB controller operates as a talker/listener;
This is for controlling connection/disconnection of a pair of serially connected GPIBs by commands from the system controller.

第2のGPIB制御部は、第1のGPIB制御部より制
御され、上記一対のGPIBが接続されている状態では
機能を停止し、上記一対のGPIBが切離されている状
態ではコントローラとして動作するためのものである。
The second GPIB control unit is controlled by the first GPIB control unit, stops functioning when the pair of GPIBs are connected, and operates as a controller when the pair of GPIBs are disconnected. It is for.

GPIB接!!/切離し部は、第1および第2のGPI
B制御部の制御の下で、上記一対のGPIBO接続/切
離しを実行するためのものである。
GPIB contact! ! /The separation part is the first and second GPI
This is for executing the above pair of GPIBO connection/disconnection under the control of the B control unit.

(実施例) 次に、本発明について図面を参照して説明する。(Example) Next, the present invention will be explained with reference to the drawings.

第1図は、本発明によるGP I B制御装置の一実施
例を示すブロック図である。
FIG. 1 is a block diagram showing an embodiment of a GP I B control device according to the present invention.

第1図において、11は第1OGI’IB制御部、12
は第20GPIB制御部、13はGPIB接続/切離し
部、14.15はそれぞれGFIBである。
In FIG. 1, 11 is a first OGI'IB control section;
13 is a 20th GPIB control unit, 13 is a GPIB connection/disconnection unit, and 14 and 15 are GFIBs.

第1図のGP I B接続/切離し部3はGFIB4,
5間を物理的に接続/切離し機能を有し、バスを接続し
ている状態では第2のGPIB制御部12は動作を停止
し、第1のGPIB制御部11がGFIB4側のコント
ローラのもとく動作する。
The GP IB connection/disconnection section 3 in FIG. 1 is a GFIB4,
When the bus is connected, the second GPIB control unit 12 stops operating, and the first GPIB control unit 11 is operated by the controller on the GFIB4 side. Operate.

コントローラよりパス切離しコマンドを受けると、GF
IB4.5間を切離し、第2のGPIB制御部12に対
してコントローラとしての動作を行うように指示する。
When a path disconnection command is received from the controller, the GF
The IB 4.5 is disconnected and the second GPIB control unit 12 is instructed to operate as a controller.

再び、第2のGPIB制御部12がバス接続コマンドを
受取ると、第2のGP I B制術部12の動作を停止
させた後、GPIB接続/切離し部13を制御してGP
IBの切離しを行う。
When the second GPIB control unit 12 receives the bus connection command again, it stops the operation of the second GPIB control unit 12, and then controls the GPIB connection/disconnection unit 13 to connect the GP
Perform IB separation.

第2図は、第1図のGPIB制御装置の接続されたシス
テム例を示すブロック図である。第2図において、21
は上述したコントローラ機能の付加された装置、22は
GPIB制御装置、23〜27はそれぞれ上述したコン
トローラ機能のない装置、28.29はそれぞれGPI
Bである。
FIG. 2 is a block diagram showing an example of a system in which the GPIB control device of FIG. 1 is connected. In Figure 2, 21
22 is a GPIB control device, 23 to 27 are each of the above devices without a controller function, and 28 and 29 are each a GPIB control device.
It is B.

第2図において、例えば装置123〜25の間、および
装置26.27の間のデータ転送頻度が高く、装置23
〜25と装[26,27との間のデータ転送頻度が低い
ようなシステムであるとする。このようなシステムでは
、GP I B28゜29を切離した状態でGFIB2
8内のデータ転送と、GFIB29内のデータ転送とを
独立に動作させ、GFIB28側の装置と、GFIB2
9側の装置との間でデータ転送の必要性が生じたときに
限ってGFIB28.29を接続し、データ転送を行う
ことによりシステムの処理能力を向上させることができ
る。
In FIG. 2, for example, the frequency of data transfer between devices 123 to 25 and between devices 26 and 27 is high;
It is assumed that the system is such that the frequency of data transfer between the devices 26 and 27 is low. In such a system, the GFIB2 is connected with the GPIB28゜29 disconnected.
The data transfer within GFIB28 and the data transfer within GFIB29 are operated independently, and the device on the GFIB28 side and the GFIB2
The processing capacity of the system can be improved by connecting the GFIB28, 29 and performing data transfer only when there is a need for data transfer with the device on the 9 side.

(発明の効果) 以上説明したように本発明は、GPIBにバスの切離し
/接続の機能をもった装置を付加することにより、局所
的なデータ転送を独立に行うことができるので、システ
ム処理能力を向上できるという効果がある。
(Effects of the Invention) As explained above, the present invention adds a device with a bus disconnection/connection function to GPIB, so that local data transfer can be performed independently. It has the effect of improving the

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は、本発明によるGPIB制御装置の一実施例を
示すブロック図である。 第2図は、第1図のGPIB制御装置の接続されたシス
テム例を示すブロック図である。 11.12−・・GP I B制御部 13・・・GPIB接続/切離し部 14.15,28.29・・・GPIB21〜27・・
・装置 特許出願人  日本電気株式会社
FIG. 1 is a block diagram showing an embodiment of a GPIB control device according to the present invention. FIG. 2 is a block diagram showing an example of a system in which the GPIB control device of FIG. 1 is connected. 11.12-...GP IB control unit 13...GPIB connection/disconnection unit 14.15, 28.29...GPIB21-27...
・Device patent applicant NEC Corporation

Claims (1)

【特許請求の範囲】[Claims] トーカ/リスナとして動作し、システムコントローラか
らのコマンドにより直列接続された一対のGPIBの接
続/切離しを制御するための第1のGPIB制御部と、
前記第1のGPIB制御部より制御され前記一対のGP
IBが接続されている状態では機能を停止し、前記一対
のGPIBが切離されている状態ではコントローラとし
て動作するための第2のGPIB制御部と、前記第1お
よび第2のGPIB制御部の制御の下で前記一対のGP
IBの接続/切離しを実行するためのGPIB接続/切
離し部とを具備して構成したことを特徴とするGPIB
制御装置。
a first GPIB control unit that operates as a talker/listener and controls connection/disconnection of a pair of serially connected GPIBs according to commands from a system controller;
The pair of GPs are controlled by the first GPIB control unit.
a second GPIB control unit that stops functioning when the IB is connected and operates as a controller when the pair of GPIBs are disconnected; and the first and second GPIB control units. said pair of GP under control
A GPIB characterized by comprising a GPIB connection/disconnection unit for executing connection/disconnection of an IB.
Control device.
JP63237906A 1988-09-22 1988-09-22 GPIB controller Expired - Lifetime JP2545950B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63237906A JP2545950B2 (en) 1988-09-22 1988-09-22 GPIB controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63237906A JP2545950B2 (en) 1988-09-22 1988-09-22 GPIB controller

Publications (2)

Publication Number Publication Date
JPH0285949A true JPH0285949A (en) 1990-03-27
JP2545950B2 JP2545950B2 (en) 1996-10-23

Family

ID=17022185

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63237906A Expired - Lifetime JP2545950B2 (en) 1988-09-22 1988-09-22 GPIB controller

Country Status (1)

Country Link
JP (1) JP2545950B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05145980A (en) * 1991-11-21 1993-06-11 Nec Corp Data transmission circuit

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5533214A (en) * 1978-08-31 1980-03-08 Oki Electric Ind Co Ltd Information processing system
JPS575140A (en) * 1980-06-10 1982-01-11 Toshiba Corp Data processing system equipped with standard bus

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5533214A (en) * 1978-08-31 1980-03-08 Oki Electric Ind Co Ltd Information processing system
JPS575140A (en) * 1980-06-10 1982-01-11 Toshiba Corp Data processing system equipped with standard bus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05145980A (en) * 1991-11-21 1993-06-11 Nec Corp Data transmission circuit

Also Published As

Publication number Publication date
JP2545950B2 (en) 1996-10-23

Similar Documents

Publication Publication Date Title
JPH0285949A (en) General-purpose interface bus controller
JPS6096939A (en) Data transmission system
JPS627245A (en) Terminal communication system for local area network
JPS6242646A (en) Control system for line switching device
JPS62202256A (en) Peripheral bus confounding system
JPS6069721A (en) Power source control interface system
JPH03252714A (en) Computer terminal equipment with power source disconnection function
JPS63248255A (en) On-line data transmission system
JPS61194949A (en) Data communication system
JPS63299625A (en) Data transfer system
JPS58146923A (en) Peripheral controlling device
JPH02211738A (en) Line controller
JPH02135559A (en) Input/output device switching control system
JPH024078A (en) Transmission control system
JPH03272243A (en) Dynamic changeover system for packet line terminal equipment
JPH04142648A (en) Data transfer processing system
JPH0410031A (en) Microprogram controller
JPS61164427A (en) Power supply controller
JPH04118733A (en) Automatic terminal backup system by duplexing terminal controller
JPS6258355A (en) Interruption control circuit
JPH02185136A (en) Work station address setting method
JPS63205749A (en) Interface device having connecting/disconnecting function
JPS62290930A (en) Firmware generating system for information processor
JPH02247769A (en) Parallel processor
JPS60198658A (en) Transfer fault processing method