JPH0277932U - - Google Patents
Info
- Publication number
- JPH0277932U JPH0277932U JP13964789U JP13964789U JPH0277932U JP H0277932 U JPH0277932 U JP H0277932U JP 13964789 U JP13964789 U JP 13964789U JP 13964789 U JP13964789 U JP 13964789U JP H0277932 U JPH0277932 U JP H0277932U
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- resistor
- value
- circuit
- resistance value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 1
Landscapes
- Analogue/Digital Conversion (AREA)
Description
第１図は本考案の一実施例を示した回路ブロツ
ク図、第２図は第１図の実施例の動作を示した信
号波形図、第３図は第１図の実施例のＡ／Ｄ変換
特性を示したリストである。
１：入力端子、１０：抵抗分圧回路、１２Ａ〜
１２Ｅ：ＴＴＬゲート回路、１４：ラツチ回路。
Fig. 1 is a circuit block diagram showing an embodiment of the present invention, Fig. 2 is a signal waveform diagram showing the operation of the embodiment of Fig. 1, and Fig. 3 is an A/D circuit diagram of the embodiment of Fig. 1. This is a list showing conversion characteristics. 1: Input terminal, 10: Resistor voltage divider circuit, 12A~
12E: TTL gate circuit, 14: latch circuit.
Claims (1)
応した複数段階の電圧に分圧する抵抗分圧回路と
、該抵抗分圧回路による分圧電圧を入力し該入力
電圧がスレツシヨルドレベルで定まる動作点電圧
に達したとき出力を反転する前記デジタルビツト
数に対応した数のゲート回路とを備え、前記抵抗
分圧回路において最低分圧電圧を発生する抵抗値
を所定の最大アナログ電圧の入力時に前記ゲート
回路の動作点電圧以上となる抵抗値に設定すると
共に、前記分圧抵抗回路は、デジタルビツトに対
応した数の抵抗を直列接続してなり、最低分圧電
圧を発生する抵抗以外の抵抗値を等しい抵抗値に
設定すると共に、最低分圧電圧を発生する抵抗の
抵抗値を前記抵抗値に所定の係数を乗じたより大
きい値に設定したことを特徴とする簡易型Ａ／Ｄ
コンバータ。 (2) 前記最低分圧電圧を発生する抵抗値を得る
ために乗ずる係数ｍは、前記抵抗分圧回路で直列
接続する抵抗の数をｎ、最大アナログ入力電圧を
（Ｖｉ）ｍａｘ、前記ゲート回路の動作点電圧を
Ｖｓｈとしたとき、 ｍ＝Ｖｓｈ（ｎ―１）／｛（Ｖｉ）ｍａｘ―Ｖ
ｓｈ｝以上に設定したことを特徴とする実用新案
登録請求の範囲第１項記載の簡易型Ａ／Ｄコンバ
ータ。[Claims for Utility Model Registration] (1) A resistor voltage divider circuit that divides an analog input voltage into multiple voltage levels corresponding to the number of digital bits, and a voltage divider circuit that divides an analog input voltage into voltage levels corresponding to the number of digital bits; and a number of gate circuits corresponding to the number of digital bits that inverts the output when an operating point voltage determined by a threshold level is reached, and a resistance value that generates the lowest divided voltage in the resistor voltage divider circuit is set to a predetermined value. The resistance value is set to be equal to or higher than the operating point voltage of the gate circuit when the maximum analog voltage is input, and the voltage divider resistor circuit is formed by connecting a number of resistors in series corresponding to the digital bits, and sets the minimum voltage divider to a value higher than the operating point voltage of the gate circuit. A simple type characterized in that the resistance values other than the generated resistance are set to equal resistance values, and the resistance value of the resistor that generates the lowest divided voltage is set to a value larger than the resistance value multiplied by a predetermined coefficient. A/D
converter. (2) The coefficient m to be multiplied to obtain the resistance value that generates the lowest divided voltage is the number of resistors connected in series in the resistor voltage divider circuit, n, the maximum analog input voltage (Vi)max, and the gate circuit. When the operating point voltage of is Vsh, m=Vsh(n-1)/{(Vi)max-V
The simple A/D converter according to claim 1 of the utility model registration claim, characterized in that the A/D converter is set to a value equal to or greater than 1.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13964789U JPH0277932U (en) | 1989-12-01 | 1989-12-01 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13964789U JPH0277932U (en) | 1989-12-01 | 1989-12-01 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0277932U true JPH0277932U (en) | 1990-06-14 |
Family
ID=31403097
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13964789U Pending JPH0277932U (en) | 1989-12-01 | 1989-12-01 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0277932U (en) |
-
1989
- 1989-12-01 JP JP13964789U patent/JPH0277932U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0813004B2 (en) | A / D converter | |
| US4990917A (en) | Parallel analog-to-digital converter | |
| JPH0277932U (en) | ||
| US5043729A (en) | Decoder for delta-modulated code | |
| JPH0595239A (en) | Level control circuit | |
| JPS59186898U (en) | Electronic sound generation circuit | |
| JPS6111799Y2 (en) | ||
| JP2880953B2 (en) | A / D converter | |
| JP2557304Y2 (en) | Waveform shaping circuit | |
| JPH0334331U (en) | ||
| JPH0410812A (en) | Digital/analog conversion circuit | |
| JPS61203719A (en) | Signal processing circuit | |
| JP2581826Y2 (en) | Delta-sigma A / D conversion circuit | |
| JPS5816934U (en) | Digital to analog conversion circuit | |
| JP2506663B2 (en) | DA converter | |
| JP2790460B2 (en) | DC suppression device | |
| JPS58209222A (en) | Digital-analog converting circuit | |
| JPH01174014A (en) | Analog digital converter | |
| JPH0220177B2 (en) | ||
| JPS63152374U (en) | ||
| JPH0362055B2 (en) | ||
| JPS599638U (en) | Simple D/A converter | |
| JPH028235U (en) | ||
| JPH0466133B2 (en) | ||
| JPS5873663U (en) | Image signal conversion circuit |