JPH027119A - Protecting circuit for inserting and extracting package in hot-line - Google Patents
Protecting circuit for inserting and extracting package in hot-lineInfo
- Publication number
- JPH027119A JPH027119A JP63156014A JP15601488A JPH027119A JP H027119 A JPH027119 A JP H027119A JP 63156014 A JP63156014 A JP 63156014A JP 15601488 A JP15601488 A JP 15601488A JP H027119 A JPH027119 A JP H027119A
- Authority
- JP
- Japan
- Prior art keywords
- pkg
- power source
- package
- buffer
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000001514 detection method Methods 0.000 claims description 12
- 230000007257 malfunction Effects 0.000 abstract description 2
- 230000000694 effects Effects 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000002411 adverse Effects 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
Landscapes
- Debugging And Monitoring (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明はデータ伝送装置に用いられ、データ伝送装置内
にパッケージを挿入する際及びパッケージ抜取シの際、
MUXバス・CPUバス等を保護するための保護回路
に関する。[Detailed Description of the Invention] [Industrial Application Field] The present invention is used in a data transmission device, and when inserting a package into the data transmission device and removing the package,
This invention relates to a protection circuit for protecting MUX buses, CPU buses, etc.
従来、データ伝送装置にパッケージの挿抜等の活線挿抜
を行う際には、装置の保護として。Conventionally, when hot-swapping, such as inserting and removing packages in data transmission equipment, it was used to protect the equipment.
パッケージ(以下PKGと略す。)のカードエツジコネ
クタ部の接触電極の長さを変え、GND(接地)、電源
、信号線の順にシステム側のバスに接続している。また
、電源ライン(PKG上)にコイルを挿入して、突入電
流の防止をする等の対策がなされている。The length of the contact electrode of the card edge connector part of the package (hereinafter abbreviated as PKG) is changed, and the GND (ground), power supply, and signal lines are connected to the system bus in this order. Additionally, measures have been taken such as inserting a coil into the power supply line (on the PKG) to prevent rush current.
上述した従来の装置保護の場合、PKGのカードエツジ
コネクタ部の接触電極の長さを変えてGND 、電源、
信号線の順にシステム側のバスと接続し、信号線、電源
、GNDの順にシステムバスと切離しているだけである
ので、PKGのドライバ出力が不定となシ、システムバ
スへ悪影響を及ぼすという問題点がある。′
〔課題を解決するための手段〕
本発明によれば、パッケージを該パッケージを収容する
サブラックに挿抜する際に用いられ。In the case of the conventional device protection described above, the length of the contact electrode of the card edge connector part of the PKG is changed to connect GND, power supply,
Since the signal lines are connected to the system bus in that order, and the signal lines, power supply, and GND are disconnected from the system bus in that order, the problem is that the PKG driver output is unstable and has a negative effect on the system bus. There is. [Means for Solving the Problems] According to the present invention, it is used when inserting and removing a package into and from a subrack that accommodates the package.
該パッケージに電源が接続されたことを検出する検出手
段と、該検出手段からの検出信号を受けるとシステムバ
スと接続されるドライバー手段を無効とするコントロー
ル手段とを有することを特徴とするパッケージ活線挿抜
用保護回路が得られる。A package activity characterized by having a detection means for detecting that a power source is connected to the package, and a control means for disabling a driver means connected to a system bus upon receiving a detection signal from the detection means. A protection circuit for wire insertion/extraction is obtained.
次に本発明について実施例によって説明する。 Next, the present invention will be explained with reference to examples.
まず第1図及び第2図を参照して、PKGを活線挿入す
る場合、予め外部供給電源1よ、9PKGに電源を供給
する。これによって、リセット回路3からパワーオンリ
セット信号が発生する。First, referring to FIGS. 1 and 2, when inserting a PKG into a hot line, external power supply 1 supplies power to PKG 9 in advance. As a result, a power-on reset signal is generated from the reset circuit 3.
さらに外部電源検出回路2により電源1が接続されてい
ることが検出され、ドライバーコントロール5に電源検
出信号が送られる。ドライバーコントロール5ではPK
G−バックボード間のシステムバスのバッファ6のコン
トロール手段っておシ、外部電源検出回路2からの電源
検出信号に基づいてバッファ6に無効(Disable
)信号を送る。そして、 PKGをサブラックへ挿入
完了後、外部供給電源1を取りはずし、 PKGの初期
化を行った後、CPU4からコマンドをドライバーコン
トロール5に与え、バッファ6の出力をイネーブル(E
nable )にする。Furthermore, the external power supply detection circuit 2 detects that the power supply 1 is connected, and sends a power supply detection signal to the driver control 5. PK in driver control 5
The control means for the buffer 6 of the system bus between the G and backboards is configured to disable the buffer 6 based on the power supply detection signal from the external power supply detection circuit 2.
) send a signal. After inserting the PKG into the subrack, remove the external power supply 1 and initialize the PKG. Then, the CPU 4 gives a command to the driver control 5 to enable the output of the buffer 6 (E
nable ).
同様にして、PKGを抜取る際にも、予め前面より電源
を供給しバッファ6をDisableにしPKGをサブ
ラックから抜取る。Similarly, when removing a PKG, power is supplied from the front in advance, the buffer 6 is disabled, and the PKG is removed from the subrack.
次に第3図を参照して具体例について説明する(なお、
第3図には第1図のリセット回路3を示さず)。 外部
電源(図示せず)が前面電源端子10に接続されると、
インバーター8からレベル信号が出力され、この結果、
・フリップフロップ9にロウレベル信号が与えられて、
フリップフロップ9はロウレベルを出力する。これによ
って、アンドゲート11からロウレベルが出力され、バ
ッファ6が無効とされる。Next, a specific example will be explained with reference to FIG.
(The reset circuit 3 of FIG. 1 is not shown in FIG. 3). When an external power source (not shown) is connected to the front power terminal 10,
A level signal is output from the inverter 8, and as a result,
- A low level signal is given to the flip-flop 9,
Flip-flop 9 outputs a low level. As a result, a low level is output from the AND gate 11, and the buffer 6 is made invalid.
一方、外部電源が前面電源端子lOからはずされると、
インバータ8からノ・イレペル信号が出力され、この結
果、フリップフロップ9からハイレベルが出力され、バ
ッファ6はイネーブルとなる。On the other hand, when the external power supply is removed from the front power supply terminal lO,
The inverter 8 outputs the no-repel signal, and as a result, the flip-flop 9 outputs a high level signal, and the buffer 6 is enabled.
以上説明したように本発明では、PKGを挿抜する際に
外部から電源を供給しバックボードとPKG間のバッフ
ァをDisableとすることにより。As explained above, in the present invention, when inserting and removing the PKG, power is supplied from the outside and the buffer between the backboard and the PKG is disabled.
ドライバがシステムバスへ悪影響を及ぼし、誤動作する
のを防止できるという効果がある。This has the effect of preventing the driver from adversely affecting the system bus and causing malfunctions.
第1図は本1発明による保護回路の一実施例を示すブロ
ック図である。第2図は第1図の保護回路の動作を説明
するための図、第3図は第1図の具体例を示す図である
。
l・・・外部供給電源、2・・・外部電源検出回路。
3・・・リセット回路、4・・・CPU、5・・・ドラ
イバーコントロール、6°°°バツフア、7システムバ
ス。
8・・・インバーター、9・・・フリップフロップ。
■PKθ挿入時
Δ」(社)―
第2図
(−埋入(7733)弁理士池田麻保FIG. 1 is a block diagram showing an embodiment of a protection circuit according to the first invention. FIG. 2 is a diagram for explaining the operation of the protection circuit of FIG. 1, and FIG. 3 is a diagram showing a specific example of FIG. 1. l...External power supply, 2...External power supply detection circuit. 3... Reset circuit, 4... CPU, 5... Driver control, 6°°° buffer, 7 system bus. 8...Inverter, 9...Flip-flop. ■Δ when inserting PKθ” (company) - Figure 2 (-embedding (7733) Patent attorney Asaho Ikeda
Claims (1)
挿抜する際に用いられ、該パッケージに電源が接続され
たことを検出する検出手段と、該検出手段からの検出信
号を受けるとシステムバスと接続されるドライバー手段
を無効とするコントロール手段とを有することを特徴と
するパッケージ活線挿抜用保護回路。1. A detection means used when a package is inserted into or removed from a subrack that accommodates the package, and detects that a power supply is connected to the package, and a detection means that is connected to the system bus upon receiving a detection signal from the detection means. A protection circuit for package hot-swapping, characterized in that it has a control means for disabling a driver means.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63156014A JPH027119A (en) | 1988-06-25 | 1988-06-25 | Protecting circuit for inserting and extracting package in hot-line |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63156014A JPH027119A (en) | 1988-06-25 | 1988-06-25 | Protecting circuit for inserting and extracting package in hot-line |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH027119A true JPH027119A (en) | 1990-01-11 |
Family
ID=15618432
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63156014A Pending JPH027119A (en) | 1988-06-25 | 1988-06-25 | Protecting circuit for inserting and extracting package in hot-line |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH027119A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5488924A (en) * | 1993-12-06 | 1996-02-06 | Memc Electronic Materials | Hopper for use in charging semiconductor source material |
-
1988
- 1988-06-25 JP JP63156014A patent/JPH027119A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5488924A (en) * | 1993-12-06 | 1996-02-06 | Memc Electronic Materials | Hopper for use in charging semiconductor source material |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6661631B1 (en) | Automatic latchup recovery circuit for fingerprint sensor | |
US6813672B1 (en) | EMC enhancement for differential devices | |
CN101663657A (en) | Bridgeless switchless PCIe expansion | |
WO2022134715A1 (en) | Abnormal power-off protection system and method for child node in complete cabinet server, and device | |
US6922194B2 (en) | Method and apparatus for maintaining load balance on a graphics bus when an upgrade device is installed | |
JPH027119A (en) | Protecting circuit for inserting and extracting package in hot-line | |
US6243782B1 (en) | Method and apparatus for disabling a graphics device when an upgrade device is installed | |
US5999998A (en) | ISA adaptor card | |
US20020087919A1 (en) | Method and apparatus for disabling a computer system bus upon detection of a power fault | |
JP2000010659A (en) | Live wire insertion/ejection protector | |
CN112992237A (en) | Memory card control circuit, memory card control method and storage medium | |
JP3335171B2 (en) | Electronic equipment | |
JP3270392B2 (en) | Hot-swap protection | |
JPS63240615A (en) | Interface circuit | |
JP3157749B2 (en) | Hot-swap method | |
JP3005756U (en) | Computer expansion interface device | |
JP2000207071A (en) | Power supply switch circuit | |
JP2884666B2 (en) | Hot-swap method | |
JP2007094975A (en) | Plug and play electronic device system | |
JPH0478914A (en) | Card inserting/drawing-out for hot-line | |
JPH09212600A (en) | Ic card insertion/extraction detection controller | |
JPH02235126A (en) | Unit erroneous insertion preventing system | |
JP2980454B2 (en) | State protection method | |
CN117827567A (en) | Module processing method, device, equipment, storage medium and program product | |
JPH05324143A (en) | Hot-line loading/ejecting mechanism for token ring communication card |