JPH0263144U - - Google Patents
Info
- Publication number
- JPH0263144U JPH0263144U JP14211988U JP14211988U JPH0263144U JP H0263144 U JPH0263144 U JP H0263144U JP 14211988 U JP14211988 U JP 14211988U JP 14211988 U JP14211988 U JP 14211988U JP H0263144 U JPH0263144 U JP H0263144U
- Authority
- JP
- Japan
- Prior art keywords
- trace
- function
- circuit emulator
- model
- trace memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000006870 function Effects 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Description
第１図は本考案に係るインサーキツトエミユレ
ータの一実施例を示す要部構成図、第２図は動作
フローを示す図である。
１……システムＣＰＵ、２……システムメモリ
、４……トレースメモリ、５……バス制御回路、
６……バスマルチプレクサ、７……ターゲツトＣ
ＰＵ。
FIG. 1 is a block diagram of a main part of an embodiment of an in-circuit emulator according to the present invention, and FIG. 2 is a diagram showing an operation flow. 1... System CPU, 2... System memory, 4... Trace memory, 5... Bus control circuit,
6...Bus multiplexer, 7...Target C
P.U.
Claims (1)
ス等を追跡してこれをトレースメモリに記録し、
後でそのトレース内容を読み出して適宜の処理を
行なつた後ＣＲＴ表示画面に表示し解析すること
ができるように構成されたインサーキツトエミユ
レータにおいて、 トレースメモリに格納されたトレースデータを
逆アセンブルする機能を有する手段と、 コンパイラの出力するシンボル・アドレス情報
とシンボル・型情報の２つから得られるアドレス
・型情報を予めテーブル化して用意しておきテー
ブルを参照して前記逆アセンブルによつて得られ
たデータを型に従つた形式に変換する機能を有す
る手段 とを具備したことを特徴とするインサーキツトエ
ミユレータ。[Scope of claim for utility model registration] Tracking instructions executed by the target CPU, their addresses, etc., and recording them in a trace memory,
The trace data stored in the trace memory is disassembled by an in-circuit emulator configured so that the trace contents can be read out later, processed appropriately, and then displayed on a CRT display screen for analysis. A means having a function of 1. An in-circuit emulator comprising: means having a function of converting obtained data into a format according to a model.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14211988U JPH0263144U (en) | 1988-10-31 | 1988-10-31 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14211988U JPH0263144U (en) | 1988-10-31 | 1988-10-31 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0263144U true JPH0263144U (en) | 1990-05-11 |
Family
ID=31407794
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14211988U Pending JPH0263144U (en) | 1988-10-31 | 1988-10-31 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0263144U (en) |
-
1988
- 1988-10-31 JP JP14211988U patent/JPH0263144U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0263144U (en) | ||
| JPH0363245U (en) | ||
| JPH0284952U (en) | ||
| JPS6439536U (en) | ||
| JPH0172651U (en) | ||
| JPS6165547U (en) | ||
| JPS605537U (en) | small electronic calculator | |
| JPS6421438U (en) | ||
| JPS58165674U (en) | CRT display device | |
| JPS60131060U (en) | Image processing device | |
| JPS59104206U (en) | Control device operating procedure data display device | |
| JPS6065834U (en) | Operation display device | |
| JPS5890434U (en) | error display device | |
| JPS6087047U (en) | Control device | |
| JPS62151652U (en) | ||
| JPH02133750U (en) | ||
| JPS60126843U (en) | Video display device | |
| JPS59182757U (en) | Microcomputer malfunction analysis circuit | |
| JPS5872800U (en) | Memory protection device for configuration data | |
| JPS5881654U (en) | arithmetic processing unit | |
| JPS59192711U (en) | plant simulator | |
| JPH0334102U (en) | ||
| JPS6044132U (en) | training simulator | |
| JPS5880204U (en) | electrocardiogram analysis device | |
| JPH0350249U (en) |