JPH0255814B2 - - Google Patents

Info

Publication number
JPH0255814B2
JPH0255814B2 JP56071468A JP7146881A JPH0255814B2 JP H0255814 B2 JPH0255814 B2 JP H0255814B2 JP 56071468 A JP56071468 A JP 56071468A JP 7146881 A JP7146881 A JP 7146881A JP H0255814 B2 JPH0255814 B2 JP H0255814B2
Authority
JP
Japan
Prior art keywords
cache
data
store
memory
transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56071468A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57189385A (en
Inventor
Kozo Yamano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56071468A priority Critical patent/JPS57189385A/ja
Publication of JPS57189385A publication Critical patent/JPS57189385A/ja
Publication of JPH0255814B2 publication Critical patent/JPH0255814B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP56071468A 1981-05-14 1981-05-14 Cashe storage system Granted JPS57189385A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56071468A JPS57189385A (en) 1981-05-14 1981-05-14 Cashe storage system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56071468A JPS57189385A (en) 1981-05-14 1981-05-14 Cashe storage system

Publications (2)

Publication Number Publication Date
JPS57189385A JPS57189385A (en) 1982-11-20
JPH0255814B2 true JPH0255814B2 (de) 1990-11-28

Family

ID=13461454

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56071468A Granted JPS57189385A (en) 1981-05-14 1981-05-14 Cashe storage system

Country Status (1)

Country Link
JP (1) JPS57189385A (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0926912A (ja) * 1995-07-07 1997-01-28 Nec Corp キャッシュメモリのストア処理方式

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53148344A (en) * 1977-05-31 1978-12-23 Fujitsu Ltd Data storage system to buffer memory unit
JPS5475231A (en) * 1977-11-29 1979-06-15 Fujitsu Ltd Buffer memory control system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53148344A (en) * 1977-05-31 1978-12-23 Fujitsu Ltd Data storage system to buffer memory unit
JPS5475231A (en) * 1977-11-29 1979-06-15 Fujitsu Ltd Buffer memory control system

Also Published As

Publication number Publication date
JPS57189385A (en) 1982-11-20

Similar Documents

Publication Publication Date Title
CA1176382A (en) Method and system for handling sequential data in a hierarchical store
JP2571342B2 (ja) データをキャッシュ・メモリに貯蔵するシステム及び方法
EP0106212B1 (de) Rollenmodus für gepufferte Datenspeicher
US4853846A (en) Bus expander with logic for virtualizing single cache control into dual channels with separate directories and prefetch for different processors
US4912632A (en) Memory control subsystem
US4298929A (en) Integrated multilevel storage hierarchy for a data processing system with improved channel to memory write capability
CA1290073C (en) Move-out queue buffer
KR100252570B1 (ko) 축소된요구블로킹을갖는캐시메모리
EP0205965A2 (de) Peripheres Subsystem mit einem Lese-Schreib-Cachespeicher mit Satzzugriff
JPS624745B2 (de)
US5446844A (en) Peripheral memory interface controller as a cache for a large data processing system
US6651157B1 (en) Multi-processor system and method of accessing data therein
US4658356A (en) Control system for updating a change bit
JPH04336641A (ja) 処理システムにおける使用のためのデータキャッシュおよび方法
JPH0255814B2 (de)
JPH044617B2 (de)
JP2852232B2 (ja) コンピュータ
JP2905041B2 (ja) メッセージ送受信装置
JP2703255B2 (ja) キャッシュメモリ書込み装置
JP2972451B2 (ja) ハードウェア制御ソフトウェアによるキャッシュメモリ制御方式
JPH06301600A (ja) 記憶装置
JPS62274349A (ja) デ−タ処理システム
JPH0344753A (ja) データ転送システム
JPH01276349A (ja) ディスクキャッシュシステム
JPH0148571B2 (de)