JPH0252428B2 - - Google Patents
Info
- Publication number
- JPH0252428B2 JPH0252428B2 JP56163005A JP16300581A JPH0252428B2 JP H0252428 B2 JPH0252428 B2 JP H0252428B2 JP 56163005 A JP56163005 A JP 56163005A JP 16300581 A JP16300581 A JP 16300581A JP H0252428 B2 JPH0252428 B2 JP H0252428B2
- Authority
- JP
- Japan
- Prior art keywords
- conductivity type
- transistors
- master slice
- transistor group
- series
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/90—Masterslice integrated circuits
- H10D84/903—Masterslice integrated circuits comprising field effect technology
- H10D84/907—CMOS gate arrays
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56163005A JPS5864047A (ja) | 1981-10-13 | 1981-10-13 | マスタ−スライス半導体集積回路装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56163005A JPS5864047A (ja) | 1981-10-13 | 1981-10-13 | マスタ−スライス半導体集積回路装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5864047A JPS5864047A (ja) | 1983-04-16 |
| JPH0252428B2 true JPH0252428B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1990-11-13 |
Family
ID=15765380
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56163005A Granted JPS5864047A (ja) | 1981-10-13 | 1981-10-13 | マスタ−スライス半導体集積回路装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5864047A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5961047A (ja) * | 1982-09-29 | 1984-04-07 | Hitachi Ltd | 半導体集積回路装置 |
| JPH0715976B2 (ja) * | 1983-01-13 | 1995-02-22 | セイコーエプソン株式会社 | 半導体装置 |
| KR890004568B1 (ko) * | 1983-07-09 | 1989-11-15 | 후지쑤가부시끼가이샤 | 마스터슬라이스형 반도체장치 |
| JPS6110269A (ja) * | 1984-06-26 | 1986-01-17 | Nec Corp | 半導体集積回路 |
| JPS61245548A (ja) * | 1985-04-23 | 1986-10-31 | Mitsubishi Electric Corp | 半導体集積回路装置 |
| EP0224887B1 (de) * | 1985-12-06 | 1992-03-11 | Siemens Aktiengesellschaft | Gate Array Anordnung in CMOS-Technik |
| JPH02198154A (ja) * | 1989-01-27 | 1990-08-06 | Hitachi Ltd | 配線の形成方法及びこれを利用した半導体装置 |
| DE69034088T2 (de) * | 1989-04-19 | 2004-02-05 | Seiko Epson Corp. | Halbleiteranordnung |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS57211248A (en) * | 1981-06-22 | 1982-12-25 | Hitachi Ltd | Semiconductor integrated circuit device |
-
1981
- 1981-10-13 JP JP56163005A patent/JPS5864047A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5864047A (ja) | 1983-04-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0133958B1 (en) | A masterslice semiconductor device | |
| KR100433025B1 (ko) | 반도체장치,반도체집적회로장치,플립플롭회로,배타적논리합회로,멀티플렉서및가산기 | |
| US5493135A (en) | Symmetrical multi-layer metal logic array with continuous substrate taps and extension portions for increased gate density | |
| US4733288A (en) | Gate-array chip | |
| US5898194A (en) | Integrated circuit cell architecture and routing scheme | |
| JPH0516188B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US4742383A (en) | Multi-function FET masterslice cell | |
| US4992845A (en) | Semiconductor integrated circuit device having input/output buffer cells each comprising a plurality of transistor regions arranged in a single line | |
| JPH0434309B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US5635737A (en) | Symmetrical multi-layer metal logic array with extension portions for increased gate density and a testability area | |
| JP3115787B2 (ja) | ポリセル集積回路 | |
| US5539246A (en) | Microelectronic integrated circuit including hexagonal semiconductor "gate " device | |
| JPH0252428B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPH0243349B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| EP0598895A4 (en) | SYMMETRICAL MULTI-LAYER METAL LOGIC MATRIX WITH CONTINUOUS CONNECTION BANDS AT SUBSTRATE LEVEL. | |
| JPS60254631A (ja) | 半導体集積回路 | |
| JP2000223575A (ja) | 半導体装置の設計方法、半導体装置および半導体装置の製造方法 | |
| JPH0329187B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS60134435A (ja) | 半導体集積回路装置 | |
| JPH0371789B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| JPS5972742A (ja) | マスタスライスlsiのマスタ方法 | |
| JP3474266B2 (ja) | シングルポート型sram | |
| JPS63311740A (ja) | 半導体集積回路装置 | |
| JPS61107741A (ja) | 半導体集積回路装置 | |
| JPH03145762A (ja) | マスタースライス集積回路 |