JPH0250492B2 - - Google Patents

Info

Publication number
JPH0250492B2
JPH0250492B2 JP56055549A JP5554981A JPH0250492B2 JP H0250492 B2 JPH0250492 B2 JP H0250492B2 JP 56055549 A JP56055549 A JP 56055549A JP 5554981 A JP5554981 A JP 5554981A JP H0250492 B2 JPH0250492 B2 JP H0250492B2
Authority
JP
Japan
Prior art keywords
register
product
approximate quotient
quotient
digit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56055549A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57172444A (en
Inventor
Yasuhiro Inagami
Shigeo Nagashima
Koichiro Omoda
Shunichi Torii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56055549A priority Critical patent/JPS57172444A/ja
Priority to US06/366,325 priority patent/US4488247A/en
Priority to DE8282103151T priority patent/DE3277745D1/de
Priority to EP82103151A priority patent/EP0063361B1/en
Publication of JPS57172444A publication Critical patent/JPS57172444A/ja
Publication of JPH0250492B2 publication Critical patent/JPH0250492B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/535—Dividing only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3884—Pipelining
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/535—Indexing scheme relating to groups G06F7/535 - G06F7/5375
    • G06F2207/5355—Using iterative approximation not using digit recurrence, e.g. Newton Raphson or Goldschmidt
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49942—Significance control

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
JP56055549A 1981-04-15 1981-04-15 Approximate quotient correcting circuit Granted JPS57172444A (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP56055549A JPS57172444A (en) 1981-04-15 1981-04-15 Approximate quotient correcting circuit
US06/366,325 US4488247A (en) 1981-04-15 1982-04-07 Correction circuit for approximate quotient
DE8282103151T DE3277745D1 (en) 1981-04-15 1982-04-14 Correction circuit for approximate quotient
EP82103151A EP0063361B1 (en) 1981-04-15 1982-04-14 Correction circuit for approximate quotient

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56055549A JPS57172444A (en) 1981-04-15 1981-04-15 Approximate quotient correcting circuit

Publications (2)

Publication Number Publication Date
JPS57172444A JPS57172444A (en) 1982-10-23
JPH0250492B2 true JPH0250492B2 (US07902200-20110308-C00004.png) 1990-11-02

Family

ID=13001779

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56055549A Granted JPS57172444A (en) 1981-04-15 1981-04-15 Approximate quotient correcting circuit

Country Status (4)

Country Link
US (1) US4488247A (US07902200-20110308-C00004.png)
EP (1) EP0063361B1 (US07902200-20110308-C00004.png)
JP (1) JPS57172444A (US07902200-20110308-C00004.png)
DE (1) DE3277745D1 (US07902200-20110308-C00004.png)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60140428A (ja) * 1983-12-28 1985-07-25 Hitachi Ltd 除算装置
JPS60142738A (ja) * 1983-12-30 1985-07-27 Hitachi Ltd 内挿近似を使用する除算装置
JPS60164837A (ja) * 1984-02-07 1985-08-27 Nec Corp 除算装置
JPS62118474A (ja) * 1985-11-19 1987-05-29 Hitachi Ltd ベクトル除算装置の制御方式
JPH0754458B2 (ja) * 1986-08-12 1995-06-07 日本電気株式会社 乗算回路
US4881193A (en) * 1986-09-04 1989-11-14 Hitachi, Ltd. Rational number operation unit for reduction
US4785412A (en) * 1987-07-20 1988-11-15 Control Data Corporation Double precision approximate quotient network
GB9708603D0 (en) * 1996-09-24 1997-06-18 Dandeker Kashinath N A control switch based on extensions of the recognition of the infinite patterns which mean minus zero
US7013320B2 (en) * 2002-01-25 2006-03-14 Intel Corporation Apparatus and method for remainder calculation using short approximate floating-point quotient
US8745118B2 (en) * 2008-02-25 2014-06-03 International Business Machines Corporation Verifying floating point square root operation results
US8713084B2 (en) * 2008-02-25 2014-04-29 International Business Machines Corporation Method, system and computer program product for verifying floating point divide operation results
US8402078B2 (en) * 2008-02-26 2013-03-19 International Business Machines Corporation Method, system and computer program product for determining required precision in fixed-point divide operations
US8626816B2 (en) * 2008-02-26 2014-01-07 International Business Machines Corporation Method, system and computer program product for detecting errors in fixed point division operation results

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3508038A (en) * 1966-08-30 1970-04-21 Ibm Multiplying apparatus for performing division using successive approximate reciprocals of a divisor
US3648038A (en) * 1969-04-25 1972-03-07 Ibm Apparatus and method for obtaining the reciprocal of a number and the quotient of two numbers
US3633018A (en) * 1969-12-18 1972-01-04 Ibm Digital division by reciprocal conversion technique
US3777132A (en) * 1972-02-23 1973-12-04 Burroughs Corp Method and apparatus for obtaining the reciprocal of a number and the quotient of two numbers
US4364115A (en) * 1977-07-18 1982-12-14 Hitohisa Asai Apparatus for digital division computation

Also Published As

Publication number Publication date
US4488247A (en) 1984-12-11
EP0063361A2 (en) 1982-10-27
JPS57172444A (en) 1982-10-23
EP0063361B1 (en) 1987-11-25
DE3277745D1 (en) 1988-01-07
EP0063361A3 (en) 1984-05-09

Similar Documents

Publication Publication Date Title
US5046038A (en) Method and apparatus for performing division using a rectangular aspect ratio multiplier
US11347511B2 (en) Floating-point scaling operation
US6564239B2 (en) Computer method and apparatus for division and square root operations using signed digit
US5042001A (en) Method and apparatus for performing mathematical functions using polynomial approximation and a rectangular aspect ratio multiplier
US3828175A (en) Method and apparatus for division employing table-lookup and functional iteration
US5619439A (en) Shared hardware for multiply, divide, and square root exponent calculation
US5404324A (en) Methods and apparatus for performing division and square root computations in a computer
US5280439A (en) Apparatus for determining booth recoder input control signals
US5307303A (en) Method and apparatus for performing division using a rectangular aspect ratio multiplier
US6925480B2 (en) Microarchitecture of an arithmetic unit
US5184318A (en) Rectangular array signed digit multiplier
GB2267589A (en) Performing integer and floating point division using a single SRT divider
US5426600A (en) Double precision division circuit and method for digital signal processor
EP0717350A2 (en) High-speed division and square root calculation unit
US5023827A (en) Radix-16 divider using overlapped quotient bit selection and concurrent quotient rounding and correction
JPH0250492B2 (US07902200-20110308-C00004.png)
US5132925A (en) Radix-16 divider using overlapped quotient bit selection and concurrent quotient rounding and correction
US4594680A (en) Apparatus for performing quadratic convergence division in a large data processing system
US20090172069A1 (en) Method and apparatus for integer division
EP0416308A2 (en) Rectangular array signed digit multiplier
US7016930B2 (en) Apparatus and method for performing operations implemented by iterative execution of a recurrence equation
US4866651A (en) Method and circuit arrangement for adding floating point numbers
US4996660A (en) Selection of divisor multipliers in a floating point divide circuit
JPH05250146A (ja) 整数累乗処理を行なうための回路及び方法
US5574677A (en) Adaptive non-restoring integer divide apparatus with integrated overflow detect