JPH0244445U - - Google Patents
Info
- Publication number
- JPH0244445U JPH0244445U JP12399988U JP12399988U JPH0244445U JP H0244445 U JPH0244445 U JP H0244445U JP 12399988 U JP12399988 U JP 12399988U JP 12399988 U JP12399988 U JP 12399988U JP H0244445 U JPH0244445 U JP H0244445U
- Authority
- JP
- Japan
- Prior art keywords
- line
- data transmission
- abnormal state
- time delay
- transmission system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000005540 biological transmission Effects 0.000 claims description 8
- 230000002159 abnormal effect Effects 0.000 claims 5
- 238000001514 detection method Methods 0.000 claims 3
- 230000005856 abnormality Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 9
- 238000000034 method Methods 0.000 description 1
Landscapes
- Small-Scale Networks (AREA)
Description
第１図はこの考案の実施例であるデータ伝送シ
ステムにおける１つの局の構成を示すブロツク図
である。第２図は同システムにおける各局内に設
けられている時間遅れ要素制御回路のブロツク図
、第３図はその入力信号と出力信号との関係を示
す図である。第４図は同システムにおける各局内
に設けられているＣＰＵの処理手順を示すフロー
チヤートである。第５図〜第８図は一般的なデー
タ伝送システムに関する図であり、第５図Ａ〜Ｄ
はデータ伝送システムを示す概略図、第６図はそ
のデータ伝送システムにおける各局の回線切替モ
ードのパターンを示す図である。また、第７図は
各局内に設けられている回線切替部の回路図、第
８図は回線切替モードと回線切替部の状態などと
の関係を示す図である。
１……親局、２ａ〜２ｅ……子局、３……本線
、４……ループバツク線、５……回線切替部、１
１，１３……時間遅れ要素制御回路。
FIG. 1 is a block diagram showing the configuration of one station in a data transmission system that is an embodiment of this invention. FIG. 2 is a block diagram of a time delay element control circuit provided in each station in the same system, and FIG. 3 is a diagram showing the relationship between its input signal and output signal. FIG. 4 is a flowchart showing the processing procedure of the CPU provided in each station in the system. Figures 5 to 8 are diagrams related to general data transmission systems, and Figures 5A to 8D are diagrams related to general data transmission systems.
6 is a schematic diagram showing a data transmission system, and FIG. 6 is a diagram showing a line switching mode pattern of each station in the data transmission system. Further, FIG. 7 is a circuit diagram of a line switching section provided in each station, and FIG. 8 is a diagram showing the relationship between the line switching mode and the state of the line switching section. 1... Master station, 2a to 2e... Slave station, 3... Main line, 4... Loopback line, 5... Line switching section, 1
1, 13...Time delay element control circuit.
Claims (1)
れ、回線の断線状態または受信データのエラー発
生状態により回線の異常状態を検出する回線異常
状態検出手段と、回線の異常状態検出時に異常回
線を迂回して他の回線に切り替える回線切替手段
とが各局に設けられたデータ伝送システムにおい
て、 回線異常状態検出手段の異常検出タイミングと
回線切替手段の回線切替タイミングとの間に時間
遅れ要素を介在させる時間遅れ要素制御手段を設
けたことを特徴とするデータ伝送システム。[Scope of Claim for Utility Model Registration] A line abnormal state detection means in which a plurality of stations are connected in series via a plurality of lines, and detects an abnormal state of the line based on a disconnection state of the line or an error occurrence state of received data; In a data transmission system in which each station is provided with a line switching means that bypasses the abnormal line and switches to another line when an abnormal state of the line is detected, the abnormality detection timing of the line abnormal state detection means and the line switching timing of the line switching means are 1. A data transmission system comprising a time delay element control means for interposing a time delay element between the data transmission systems.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12399988U JPH0244445U (en) | 1988-09-21 | 1988-09-21 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12399988U JPH0244445U (en) | 1988-09-21 | 1988-09-21 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0244445U true JPH0244445U (en) | 1990-03-27 |
Family
ID=31373355
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12399988U Pending JPH0244445U (en) | 1988-09-21 | 1988-09-21 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0244445U (en) |
-
1988
- 1988-09-21 JP JP12399988U patent/JPH0244445U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0244445U (en) | ||
| JPS56146390A (en) | 2:n remote monitor control system | |
| JPS58111551U (en) | Loop data transmission device | |
| JP2818002B2 (en) | Channel switch control method | |
| JPH04273738A (en) | Supervisory and controlling equipment | |
| JP2551666B2 (en) | Clock supply switching circuit | |
| JPH10324246A (en) | Master/slave type transmission system | |
| SU881682A1 (en) | Duplicated device | |
| JP2501600Y2 (en) | Communication line switching device | |
| SU1603384A2 (en) | Subscriber to common trunk interface | |
| JPS6324452Y2 (en) | ||
| JPS61173070U (en) | ||
| JPS63114498A (en) | Data collection system | |
| JPS5830357U (en) | Remote monitoring control device | |
| JPS5932936B2 (en) | Signal input disconnection alarm device | |
| JPH02119792U (en) | ||
| JPH0238643U (en) | ||
| JPH033427B2 (en) | ||
| JPS6312950U (en) | ||
| JPS625734U (en) | ||
| JPS63158041U (en) | ||
| JPH02147950U (en) | ||
| JPH02177619A (en) | System switching system | |
| JPH0293854U (en) | ||
| JPH0364242A (en) | Remote supervisory system |