JPH0239399U - - Google Patents

Info

Publication number
JPH0239399U
JPH0239399U JP11501088U JP11501088U JPH0239399U JP H0239399 U JPH0239399 U JP H0239399U JP 11501088 U JP11501088 U JP 11501088U JP 11501088 U JP11501088 U JP 11501088U JP H0239399 U JPH0239399 U JP H0239399U
Authority
JP
Japan
Prior art keywords
refresh
memory
request signal
signal
counts
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11501088U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP11501088U priority Critical patent/JPH0239399U/ja
Publication of JPH0239399U publication Critical patent/JPH0239399U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Dram (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の一実施例のブロツク図、第2
図はメモリがシングルリード/ライトのみで動作
中のリフレツシユ動作のタイミングチヤート、第
3図はブロツクアクセス中のリフレツシユ動作の
タイミングチヤートである。 1……カウンタ、2……リフレツシユリクエス
ト信号発生回路、3……メモリアービタ、4……
メモリコントローラ、5……メモリ。
Fig. 1 is a block diagram of an embodiment of the present invention;
The figure shows a timing chart of a refresh operation when the memory is operating with only a single read/write, and FIG. 3 shows a timing chart of a refresh operation while a block is being accessed. 1...Counter, 2...Refresh request signal generation circuit, 3...Memory arbiter, 4...
Memory controller, 5... memory.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] ダイナミツクメモリICを用いたメモリシステ
ムにおけるメモリリフレツシユ回路であつて、一
定の周期のリフレツシユクロツクにより1づつカ
ウントアツプし、リフレツシユ終了信号により1
づつカウントダウンするnビツトカウンタと、こ
のカウンタの内容が“0”でないときにリフレツ
シユリクエスト信号を発生するリフレツシユリク
エスト信号発生回路と、ブロツクアクセス時には
ブロツクアクセスの終了時又はブロツクのページ
終了時にのみリフレツシユ許可信号を出力し、一
旦リフレツシユを許可したならばリフレツシユ要
求信号が出力されている限り続けてリフレツシユ
許可信号を出力するメモリアービタと、1回のリ
フレツシユ動作毎にリフレツシユ終了信号を出力
するメモリコントローラとからなるメモリリフレ
ツシユ回路。
A memory refresh circuit in a memory system using a dynamic memory IC, which counts up by 1 by a refresh clock with a constant cycle, and counts up by 1 by a refresh end signal.
An n-bit counter that counts down in increments of 0, a refresh request signal generation circuit that generates a refresh request signal when the contents of this counter are not "0", and a refresh request signal generation circuit that generates a refresh request signal when a block is accessed. a memory arbiter that outputs a permission signal and, once refresh is permitted, continues to output the refresh permission signal as long as a refresh request signal is output; and a memory controller that outputs a refresh end signal for each refresh operation. A memory refresh circuit consisting of.
JP11501088U 1988-09-02 1988-09-02 Pending JPH0239399U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11501088U JPH0239399U (en) 1988-09-02 1988-09-02

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11501088U JPH0239399U (en) 1988-09-02 1988-09-02

Publications (1)

Publication Number Publication Date
JPH0239399U true JPH0239399U (en) 1990-03-16

Family

ID=31356278

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11501088U Pending JPH0239399U (en) 1988-09-02 1988-09-02

Country Status (1)

Country Link
JP (1) JPH0239399U (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58182193A (en) * 1982-04-19 1983-10-25 Toshiba Corp Refresh controller

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58182193A (en) * 1982-04-19 1983-10-25 Toshiba Corp Refresh controller

Similar Documents

Publication Publication Date Title
JPH0239399U (en)
JPH0365328U (en)
JPS63161499U (en)
JPS6142588U (en) memory control circuit
JPH01108588U (en)
JPS6313500U (en)
JPH0197635U (en)
JPH01120251U (en)
JPS59164334U (en) pulse generator
JPH0458764U (en)
JPH0246246U (en)
JPS63107050U (en)
JPS62175352U (en)
JPS61163400U (en)
JPS62100542U (en)
JPH0191959U (en)
JPS5894021U (en) microcomputer
JPH0210633U (en)
JPH0325941U (en)
JPH0255346U (en)
JPH0466615U (en)
JPS61155956U (en)
JPH0250899U (en)
JPS61126623U (en)
JPS5851361U (en) Microcomputer control circuit