JPH0226814B2 - - Google Patents
Info
- Publication number
- JPH0226814B2 JPH0226814B2 JP7869882A JP7869882A JPH0226814B2 JP H0226814 B2 JPH0226814 B2 JP H0226814B2 JP 7869882 A JP7869882 A JP 7869882A JP 7869882 A JP7869882 A JP 7869882A JP H0226814 B2 JPH0226814 B2 JP H0226814B2
- Authority
- JP
- Japan
- Prior art keywords
- terminal
- flip
- flop
- switch
- power
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/22—Modifications for ensuring a predetermined initial state when the supply voltage has been applied
Landscapes
- Electronic Switches (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7869882A JPS58195319A (ja) | 1982-05-11 | 1982-05-11 | パワ−オンリセツト回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7869882A JPS58195319A (ja) | 1982-05-11 | 1982-05-11 | パワ−オンリセツト回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58195319A JPS58195319A (ja) | 1983-11-14 |
| JPH0226814B2 true JPH0226814B2 (esLanguage) | 1990-06-13 |
Family
ID=13669083
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7869882A Granted JPS58195319A (ja) | 1982-05-11 | 1982-05-11 | パワ−オンリセツト回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58195319A (esLanguage) |
-
1982
- 1982-05-11 JP JP7869882A patent/JPS58195319A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58195319A (ja) | 1983-11-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3200703B2 (ja) | 遅延回路 | |
| US4591745A (en) | Power-on reset pulse generator | |
| JP3756961B2 (ja) | 半導体メモリ装置のチップ初期化信号発生回路 | |
| JPH07336201A (ja) | 信号帰還による雑音及びグリッチ抑圧フィルタ回路 | |
| JPH07154221A (ja) | 遅延回路 | |
| JPS62502931A (ja) | Ttl/cmos入力バッファ | |
| JP2748950B2 (ja) | パワーオンリセット回路 | |
| JPH0159772B2 (esLanguage) | ||
| JPS61222318A (ja) | パワ−オンリセツト回路 | |
| EP0342735B1 (en) | Circuit for generating a pulse-shaped signal | |
| JP3261151B2 (ja) | リセット信号発生回路装置 | |
| JPH0226814B2 (esLanguage) | ||
| US11558046B2 (en) | Resistor-capacitor (RC) delay circuit with a precharge mode | |
| JP2874613B2 (ja) | アナログ遅延回路 | |
| JP2680592B2 (ja) | パワーオンリセット回路 | |
| KR900000486B1 (ko) | 씨모오스 시간 지연회로 | |
| JP2944277B2 (ja) | バッファ回路 | |
| JPH0316648B2 (esLanguage) | ||
| JPH0351334B2 (esLanguage) | ||
| KR940000252Y1 (ko) | 씨모스 낸드게이트 | |
| JP2838879B2 (ja) | 高耐圧出力回路 | |
| JPH04301921A (ja) | インバータ回路 | |
| JPS6111839A (ja) | パワ−オン・イニシヤライズ回路 | |
| JP2919187B2 (ja) | 基板電位供給回路 | |
| JPS6243367B2 (esLanguage) |