JPH022121A - Wiring pattern - Google Patents

Wiring pattern

Info

Publication number
JPH022121A
JPH022121A JP14642888A JP14642888A JPH022121A JP H022121 A JPH022121 A JP H022121A JP 14642888 A JP14642888 A JP 14642888A JP 14642888 A JP14642888 A JP 14642888A JP H022121 A JPH022121 A JP H022121A
Authority
JP
Japan
Prior art keywords
wiring
wiring pattern
pattern
width
layer wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14642888A
Other languages
Japanese (ja)
Inventor
Hisakazu Kotani
小谷 久和
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP14642888A priority Critical patent/JPH022121A/en
Publication of JPH022121A publication Critical patent/JPH022121A/en
Pending legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PURPOSE:To form a pattern so that no burnout may result due to narrowing by making the width of a second wiring pattern opposing to a protruded bent part of a first wiring pattern to be larger than others and the width of crossed part of an upper-layer wiring pattern crossing a lower-layer wiring pattern to be larger than others when forming wiring on an integrated circuit. CONSTITUTION:Wiring width of bent parts a, b and c of wiring patterns 101, 102 and 103 formed on a mask is made larger than that of other wiring width. Also, 201, 202 and 203 are lower-layer wiring patterns formed on the mask and 204, 205 and 206 are upper-layer wiring patterns formed on the lower-layer wiring patterns 201, 202 and 203 through an interlayer insulation film. The wiring width of crossed parts d, e and f of the upper-layer wiring patterns 204, 205 and 206 crossing the lower-layer wiring patterns 201, 202 and 203 is made larger than other wiring width. By forming a wiring pattern so that the wiring width where narrowing results is made larger than other wiring width, no burnout may result even if narrowing is produced on pattern transfer.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は集積回路装置に使用される配線パターンに関す
るものである。
DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to wiring patterns used in integrated circuit devices.

従来の技術 近年、vy!細加工技術の進歩に伴い、集債回路中に含
まれる配線の本数や配線の長さは莫大なものになってい
る。
Conventional technologyIn recent years, vy! With advances in fine processing technology, the number and length of wires included in a bond collection circuit has become enormous.

集積回路装置の低コスト化を図るためには、集積回路装
置の歩留りを向上させることが必要であり、その手段の
1つとして配線を断線しない様に形成することは重要で
ある。
In order to reduce the cost of integrated circuit devices, it is necessary to improve the yield of integrated circuit devices, and one of the means for achieving this is to form wiring so that it does not break.

以下、従来の配線パターンについて、説明する。The conventional wiring pattern will be explained below.

第3図及び第6図は従来の配線パターンを示す図である
3 and 6 are diagrams showing conventional wiring patterns.

第3図において、301.302.303はマスク上に
おける配線パターンであり、各々図に示す様な凸状の屈
折部A、B、C,Dを有する。
In FIG. 3, 301, 302, and 303 are wiring patterns on the mask, each having convex bent portions A, B, C, and D as shown in the figure.

第6図において、501,502.503はマスク上に
形成される下層配線パターンであり、604.505.
506は下層配線パターン501゜502.503の上
に層間絶縁膜を介して形成される上層配線パターンであ
る。
In FIG. 6, 501, 502, 503 are lower layer wiring patterns formed on the mask, 604, 505, 503, 501, 502, 503 are lower layer wiring patterns formed on the mask.
Reference numeral 506 denotes an upper layer wiring pattern formed on the lower layer wiring patterns 501, 502, and 503 via an interlayer insulating film.

以上第3図、第6図の様にマスク上に配線パターンを形
成後、パターン転写工程により配線を集積回路に組み込
む。
After forming the wiring pattern on the mask as shown in FIGS. 3 and 6, the wiring is incorporated into the integrated circuit through a pattern transfer process.

発明が解決しようとする課題 しかしながら上記従来の構成では以下に示す様な現寮が
見られることが分っている。
Problems to be Solved by the Invention However, it has been found that current dormitories with the above-mentioned conventional structure are seen as shown below.

つまり、第3図の配線パターンによりバクーン伝写工程
を行うと、凸状の屈折部A、B、C,Dによる影響を受
けて第4図に示す様な細りが配線パターン401.40
2.403に生じ、また第6図の配線パターンによると
第6図に示す様に下層配線パターン(例えば601)と
上層配線パターン(例えば604)が交錯し段差を有す
る部分にて紬りが生じる現象が見られる。
In other words, when the Bakun transfer process is performed using the wiring pattern shown in FIG. 3, the wiring pattern 401.40 becomes thinner as shown in FIG.
2.403, and according to the wiring pattern in FIG. 6, the lower layer wiring pattern (e.g. 601) and the upper layer wiring pattern (e.g. 604) intersect and a pongee occurs in the part where there is a step, as shown in FIG. A phenomenon can be seen.

以上の様な配線パターンに生じる細りは断線の原因とな
り集積回路装置の歩留りを低下させるという問題点を有
している。
There is a problem in that the thinning that occurs in the wiring pattern as described above causes wire breakage and reduces the yield of integrated circuit devices.

本発明は上記従来の問題点を解決するもので、集積回路
に配線を形成する際に細りによる断線が生じない様にパ
ターンを形成する配線パターンを提0(することを目的
とする。
The present invention solves the above-mentioned conventional problems, and aims to provide a wiring pattern that prevents wire breakage due to thinning when forming wires on an integrated circuit.

課題を解決するだめの手段 上記目的を達成するだめに本発明の配線パターンは、以
下に示す(1) 、 (2)の構成を有している。
Means for Solving the Problems In order to achieve the above object, the wiring pattern of the present invention has the following configurations (1) and (2).

(1)第1と第2の配線パターンを有し、第1の配線パ
ターンの凸状の屈折部に対向する第2の配線パターンの
幅を他より大とする。
(1) It has a first wiring pattern and a second wiring pattern, and the width of the second wiring pattern facing the convex bent portion of the first wiring pattern is made larger than the other wiring patterns.

に))下層配線パターンと交錯する上hΔ配線パターン
の交錯部の幅を他より大とする。
b)) The width of the intersection of the upper hΔ wiring pattern that intersects with the lower layer wiring pattern is made larger than the width of the other parts.

作   用 上記(1) + (2)の構成によりパターン転写を行
うと、細りを生じる部分の配線幅が他の配線幅より大と
なる様に形成されているため、断線の心配がなくなる。
Effect When pattern transfer is performed using the configurations (1) and (2) above, the wiring width of the portion where the thinning occurs is formed to be larger than the other wiring widths, so there is no fear of wire breakage.

実施例 以下本発明の一実施例について図面を参照しながら説明
する。
EXAMPLE An example of the present invention will be described below with reference to the drawings.

第1図は本発明の第1の実施例における配線パターンを
示す図である。
FIG. 1 is a diagram showing a wiring pattern in a first embodiment of the present invention.

第1図において、101.102.103はマスク上に
形成された配線パターンであり、屈折部ア、イ、つの配
線幅は他の配線幅より大となる様に形成されている。
In FIG. 1, reference numerals 101, 102, and 103 are wiring patterns formed on the mask, and the wiring widths of the bent portions A, B, and B are formed to be larger than the width of the other wiring patterns.

第2図は本発明の第2の実施例における配線パターンを
示す図である。
FIG. 2 is a diagram showing a wiring pattern in a second embodiment of the present invention.

第2図において、201.202.203はマスク上に
形成される下層配線パターンであり、204.205.
206は下層配線パターン201゜202.203の上
に層間絶縁膜を介して形成される上層配線パターンであ
る。
In FIG. 2, 201.202.203 are lower layer wiring patterns formed on the mask, 204.205.
Reference numeral 206 indicates an upper layer wiring pattern formed on the lower layer wiring patterns 201, 202, and 203 via an interlayer insulating film.

ここで下層配線パターン201.202.203と交錯
する上層配線パターン204.205 。
Here, upper layer wiring patterns 204 and 205 intersect with lower layer wiring patterns 201, 202, and 203.

206の交錯部力、キ、りの配線幅は他の配線幅より大
となる様に形成されている。
The wiring widths of the crossing portions 206, 206, and 206 are formed to be larger than the other wiring widths.

以上第1図、第2図の様に細りが生じる部分の配線幅を
他の配線幅より大となる様に配線パターンを形成するこ
とにより、パターン転写の際に細りが生じても断線する
心配はない、。
As shown in Figures 1 and 2, by forming a wiring pattern so that the wiring width at the part where the thinning occurs is larger than the other wiring widths, there is no risk of wire breakage even if the thinning occurs during pattern transfer. There isn't.

発明の効果 以上の様に本発明tri、配線パターンの形成において
細りを生じる可能性のある部分の配線幅を他の配線幅よ
り大とするという極めて容易な方法により、断線を防止
し集積回路装置の歩留りを向上させることができる優れ
た配線パターンを実現できるものである。
As described above, the present invention provides an integrated circuit device that prevents disconnection by using an extremely easy method of making the wiring width of a portion where thinning may occur in the formation of a wiring pattern larger than other wiring widths. This makes it possible to realize an excellent wiring pattern that can improve the yield.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の第1の実施例における配線パターンを
示す図、第2図は本発明の第2の実施例における配線パ
ターンを示す図、第3図、第6図は従来の配線パターン
を示す図、第4図、第6図は従来の配線パターンにより
生じる細り現象を説明するだめのパターン図である。 101〜103・・・・・・配線パターン、ア〜つ・・
・・・・屈折部、201〜203・・・・・・下層配線
パターン、204〜206・・・・・・上層配線パター
ン、力〜り・・・・・・交錯部。 代理人の氏名 弁理士 中 尾 敏 男 ほか1名第 図 Y〜v3−−−一乙來シノザターノ 丁〜ウーーーイLrIT゛名干 第 図
FIG. 1 is a diagram showing the wiring pattern in the first embodiment of the present invention, FIG. 2 is a diagram showing the wiring pattern in the second embodiment of the invention, and FIGS. 3 and 6 are conventional wiring patterns. FIGS. 4 and 6 are pattern diagrams for explaining the thinning phenomenon caused by conventional wiring patterns. 101-103...Wiring pattern, a...
...Bending portion, 201-203...Lower layer wiring pattern, 204-206...Upper layer wiring pattern, Force--...Intersection portion. Name of agent: Patent attorney Toshio Nakao and one other person

Claims (2)

【特許請求の範囲】[Claims] (1)第1と第2の配線パターンを有し、前記第1の配
線パターンの凸状の屈折部に対向する前記第2の配線パ
ターンの幅を他より大とすることを特徴とした配線パタ
ーン。
(1) A wiring having a first and a second wiring pattern, wherein the width of the second wiring pattern facing the convex bent portion of the first wiring pattern is larger than that of the other wiring patterns. pattern.
(2)下層配線パターンと交錯する上層配線パターンの
交錯部の幅を他より大とすることを特徴とした配線パタ
ーン。
(2) A wiring pattern characterized in that the width of the intersecting portion of the upper layer wiring pattern that intersects with the lower layer wiring pattern is larger than that of the other portions.
JP14642888A 1988-06-14 1988-06-14 Wiring pattern Pending JPH022121A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14642888A JPH022121A (en) 1988-06-14 1988-06-14 Wiring pattern

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14642888A JPH022121A (en) 1988-06-14 1988-06-14 Wiring pattern

Publications (1)

Publication Number Publication Date
JPH022121A true JPH022121A (en) 1990-01-08

Family

ID=15407451

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14642888A Pending JPH022121A (en) 1988-06-14 1988-06-14 Wiring pattern

Country Status (1)

Country Link
JP (1) JPH022121A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102490629A (en) * 2011-11-14 2012-06-13 唐山轨道客车有限责任公司 Chair bed
JP2015195077A (en) * 2015-06-26 2015-11-05 大日本印刷株式会社 Substrate for suspension

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102490629A (en) * 2011-11-14 2012-06-13 唐山轨道客车有限责任公司 Chair bed
JP2015195077A (en) * 2015-06-26 2015-11-05 大日本印刷株式会社 Substrate for suspension

Similar Documents

Publication Publication Date Title
JPH022121A (en) Wiring pattern
JPS6286715A (en) Manufacture of semiconductor device
EP0290305A1 (en) CMOS integrated circuit having a top-side substrate contact and method for making same
JPS63151048A (en) Semiconductor integrated circuit
JPH0227732A (en) Method for connecting work of low resistance wiring
JPS5833854A (en) Manufacture of semiconductor device
JPS6190460A (en) Semiconductor device
JPH01747A (en) Manufacturing method of semiconductor device
JPS60105255A (en) Manufacture of semiconductor device
JPH03155635A (en) Manufacture of semiconductor device
JPH0424945A (en) Manufacture of semiconductor device
JPS5976447A (en) Multi-layer wiring method
JPH0685093A (en) Manufacture of semiconductor integrated circuit
JPS62150847A (en) Connecting method for wirings
JPH05242200A (en) Peeling-off rewiring process system
JPH02307235A (en) Wire bonding method
JPH01222461A (en) Manufacture of semiconductor device
JPS60253232A (en) Manufacture of semiconductor device
JPS6161444A (en) Multilayer interconnection
JPS5815249A (en) Forming method for contacting hole
JPS6180838A (en) Manufacture of semiconductor device
JPS6366424B2 (en)
JPH01276744A (en) Superconductive wiring and manufacture thereof
JPH01223749A (en) Manufacture of semiconductor device
JPS62165341A (en) Semiconductor device