JPH0219503B2 - - Google Patents

Info

Publication number
JPH0219503B2
JPH0219503B2 JP57107004A JP10700482A JPH0219503B2 JP H0219503 B2 JPH0219503 B2 JP H0219503B2 JP 57107004 A JP57107004 A JP 57107004A JP 10700482 A JP10700482 A JP 10700482A JP H0219503 B2 JPH0219503 B2 JP H0219503B2
Authority
JP
Japan
Prior art keywords
data
address
active level
line
peripheral
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57107004A
Other languages
English (en)
Japanese (ja)
Other versions
JPS583019A (ja
Inventor
Ritsuchii Kinguhoon Jon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of JPS583019A publication Critical patent/JPS583019A/ja
Publication of JPH0219503B2 publication Critical patent/JPH0219503B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0684—Configuration or reconfiguration with feedback, e.g. presence or absence of unit detected by addressing, overflow detection

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Memory System (AREA)
  • Read Only Memory (AREA)
JP57107004A 1981-06-26 1982-06-23 デイジタルデ−タ装置 Granted JPS583019A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB8119756 1981-06-26
GB08119756A GB2101370A (en) 1981-06-26 1981-06-26 Digital data apparatus with memory interrogation

Publications (2)

Publication Number Publication Date
JPS583019A JPS583019A (ja) 1983-01-08
JPH0219503B2 true JPH0219503B2 (enrdf_load_html_response) 1990-05-02

Family

ID=10522832

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57107004A Granted JPS583019A (ja) 1981-06-26 1982-06-23 デイジタルデ−タ装置

Country Status (5)

Country Link
US (1) US4485437A (enrdf_load_html_response)
EP (1) EP0068569B1 (enrdf_load_html_response)
JP (1) JPS583019A (enrdf_load_html_response)
DE (1) DE3279597D1 (enrdf_load_html_response)
GB (1) GB2101370A (enrdf_load_html_response)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4722065A (en) * 1984-03-30 1988-01-26 Casio Computer Co., Ltd. Electronically programmable calculator with memory package
JPS61123959A (ja) * 1984-11-20 1986-06-11 Sharp Corp 着脱自在なメモリモジユ−ルを有する電子機器
ZA861011B (en) * 1985-02-28 1986-09-24 Westinghouse Electric Corp Solid state memory cartridge
EP0194660B1 (en) * 1985-03-12 1992-03-25 Pitney Bowes Inc. Electronic postage meter having a memory map decoder and an illegal-memory-access warning signal, respectively
US4901273A (en) * 1985-03-12 1990-02-13 Pitney Bowes Inc. Electronic postage meter having a memory map decoder
US4710882A (en) * 1985-03-12 1987-12-01 Pitney Bowes Inc. Electronic postage meter having a nonvolatile memory selection means
CA1247254A (en) * 1985-03-12 1988-12-20 Peter C. Digiulio Postage meter with a non-volatile memory security circuit
JPH0664531B2 (ja) * 1985-07-25 1994-08-22 日本電気株式会社 計算機システムの装置構成認識装置
US4821179A (en) * 1985-08-08 1989-04-11 American Telephone And Telegraph Company Communication system configuration detection apparatus and method
DE3544207A1 (de) * 1985-12-13 1987-06-25 Siemens Ag Schaltungsanordnung zum ueberwachen des zugriffs zu elektronischen baueinheiten
US4691346A (en) * 1986-03-06 1987-09-01 American Telephone And Telegraph Company PBX integrity arrangement for maintaining the functional integrity of PBX communication devices and associated facilities
US4821173A (en) * 1986-06-30 1989-04-11 Motorola, Inc. Wired "OR" bus evaluator for logic simulation
EP0265575B1 (en) * 1986-10-30 1992-01-29 International Business Machines Corporation Data processing system having automatic address allocation arrangements for addressing interface cards
US4931923A (en) * 1987-03-13 1990-06-05 Apple Computer, Inc. Computer system for automatically reconfigurating memory space to avoid overlaps of memory reserved for expansion slots
IL85518A0 (en) * 1987-03-13 1988-08-31 Apple Computer Computer with expansion slots for cards and card therefor
GB8725111D0 (en) * 1987-03-13 1987-12-02 Ibm Data processing system
US5056060A (en) * 1987-03-13 1991-10-08 Apple Computer, Inc. Printed circuit card with self-configuring memory system for non-contentious allocation of reserved memory space among expansion cards
US5038320A (en) * 1987-03-13 1991-08-06 International Business Machines Corp. Computer system with automatic initialization of pluggable option cards
US4905182A (en) * 1987-03-13 1990-02-27 Apple Computer, Inc. Self-configuring memory management system with on card circuitry for non-contentious allocation of reserved memory space among expansion cards
US4926314A (en) * 1987-03-17 1990-05-15 Apple Computer, Inc. Method and apparatus for determining available memory size
GB2204721B (en) * 1987-05-11 1991-10-23 Apple Computer Method and apparatus for determining available memory size
US4862355A (en) * 1987-08-13 1989-08-29 Digital Equipment Corporation System permitting peripheral interchangeability during system operation
US4964038A (en) * 1987-10-28 1990-10-16 International Business Machines Corp. Data processing system having automatic address allocation arrangements for addressing interface cards
US5278958A (en) * 1988-01-27 1994-01-11 Kabushiki Kaisha Toshiba Method and apparatus for selecting a keyboard on a computer system
GB2232511B (en) * 1989-05-19 1993-08-25 Research Machines Ltd Self configuring memory system
GB8911599D0 (en) * 1989-05-19 1989-07-05 British Aerospace Diffusion bonding of aluminium and aluminium alloys
US5119498A (en) * 1989-06-12 1992-06-02 International Business Machines Corporation Feature board with automatic adjustment to one of two bus widths based on sensing power level at one connection contact
JPH0395616A (ja) * 1989-09-08 1991-04-22 Toshiba Corp キーボード接続制御方式
ES2110140T3 (es) * 1993-05-11 1998-02-01 Siemens Ag Procedimiento para la deteccion de errores de direccionamiento para un aparato electrico.
US5553245A (en) * 1994-05-11 1996-09-03 Macronix International Co., Ltd. Automatic configuration of multiple peripheral interface subsystems in a computer system
US6025840A (en) * 1995-09-27 2000-02-15 Cirrus Logic, Inc. Circuits, systems and methods for memory mapping and display control systems using the same
US5860134A (en) * 1996-03-28 1999-01-12 International Business Machines Corporation Memory system with memory presence and type detection using multiplexed memory line function
US5715207A (en) * 1996-03-28 1998-02-03 International Business Machines Corporation Memory presence and type detection using multiplexed memory line function
JP3959966B2 (ja) * 1999-04-27 2007-08-15 セイコーエプソン株式会社 半導体集積回路
US6842840B1 (en) * 2001-02-27 2005-01-11 Intel Corporation Controller which determines presence of memory in a node of a data network

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3815103A (en) * 1973-01-02 1974-06-04 Honeywell Inf Systems Memory presence checking apparatus
GB1535185A (en) * 1975-05-17 1978-12-13 Plessey Co Ltd Multiprocessor data processing system peripheral equipment access unit
US4025906A (en) * 1975-12-22 1977-05-24 Honeywell Information Systems, Inc. Apparatus for identifying the type of devices coupled to a data processing system controller
US4158227A (en) * 1977-10-12 1979-06-12 Bunker Ramo Corporation Paged memory mapping with elimination of recurrent decoding
JPS5547546A (en) * 1978-09-29 1980-04-04 Oki Electric Ind Co Ltd Microcomputer circuit
JPS5552599A (en) * 1978-10-11 1980-04-17 Ricoh Co Ltd Read-only memory detection control method
US4321667A (en) * 1979-10-31 1982-03-23 International Business Machines Corp. Add-on programs with code verification and control

Also Published As

Publication number Publication date
GB2101370A (en) 1983-01-12
US4485437A (en) 1984-11-27
JPS583019A (ja) 1983-01-08
EP0068569A2 (en) 1983-01-05
EP0068569B1 (en) 1989-04-05
DE3279597D1 (en) 1989-05-11
EP0068569A3 (en) 1986-01-15

Similar Documents

Publication Publication Date Title
JPH0219503B2 (enrdf_load_html_response)
AU626363B2 (en) A dual port read/write register file memory
US4158227A (en) Paged memory mapping with elimination of recurrent decoding
US4045781A (en) Memory module with selectable byte addressing for digital data processing system
CA2018065C (en) Data processing system with means to convert burst operations into pipelined operations
EP0473275A2 (en) Memory control unit
US4654787A (en) Apparatus for locating memory modules having different sizes within a memory space
US4825404A (en) Interface system which generates configuration control signal and duplex control signal for automatically determining the configuration of removable modules
GB1579064A (en) Random access memory module
US4481579A (en) Digital data apparatus having a plurality of selectively addressable peripheral units
GB2215497A (en) Self configuring memory system
US6226736B1 (en) Microprocessor configuration arrangement for selecting an external bus width
US4183086A (en) Computer system having individual computers with data filters
EP0589499B1 (en) A multistation communication bus system, and a master station and a slave station for use in such system
US4796222A (en) Memory structure for nonsequential storage of block bytes in multi-bit chips
US4992979A (en) Memory structure for nonsequential storage of block bytes in multi bit chips
EP0057096A2 (en) Information processing unit
US4041460A (en) Multi-processor data processing system peripheral equipment access units
US3588845A (en) Associative memory
US4937820A (en) Method and apparatus for combining direct and indirect addressing schemes to multiplex further data with traffic data
AU602952B2 (en) Cache memory control system
US5253354A (en) Row address generator for defective DRAMS including an upper and lower memory device
US4488260A (en) Associative access-memory
US4747039A (en) Apparatus and method for utilizing an auxiliary data memory unit in a data processing system having separate program and data memory units
US6493778B1 (en) Extensible time-sharing bus structure