JPH02176948A - Electronic computer with memory dumping function - Google Patents

Electronic computer with memory dumping function

Info

Publication number
JPH02176948A
JPH02176948A JP63331609A JP33160988A JPH02176948A JP H02176948 A JPH02176948 A JP H02176948A JP 63331609 A JP63331609 A JP 63331609A JP 33160988 A JP33160988 A JP 33160988A JP H02176948 A JPH02176948 A JP H02176948A
Authority
JP
Japan
Prior art keywords
rom
electronic computer
program
computer
ram
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP63331609A
Other languages
Japanese (ja)
Inventor
Masahiro Sakaguchi
坂口 真啓
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Solution Innovators Ltd
Original Assignee
NEC Solution Innovators Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Solution Innovators Ltd filed Critical NEC Solution Innovators Ltd
Priority to JP63331609A priority Critical patent/JPH02176948A/en
Publication of JPH02176948A publication Critical patent/JPH02176948A/en
Pending legal-status Critical Current

Links

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To enable inexpensive constitution by providing a ROM stored with a program for memory dumping and a changeover switch and then analyzing the cause of abnormality without connecting external equipment such as a logic analyzer. CONSTITUTION:This electronic computer is equipped with the ROM 5 stored with the program for memory dumping and the switch 7 which switches and connects a ROM 3 or the ROM 5 to a bus 6. If abnormal operation is performed, the ROM 5 is connected to an electronic computer system by pressing the switch 7, an instruction executed by the CPU 1 is switched to the program stored in the ROM 5, and the contents of a RAM 2 are written on a floppy disk 4. Then the electronic computer system is started up again and the contents of the RAM 2 which are written on the floppy disk 4 are analyzed to investigate the cause of the abnormal operation. Consequently, an analysis of system abnormality can be taken only by the electronic computer without connecting any external equipment such as an in-circuit emulator and a logic analyzer, so the system price is reduced.

Description

【発明の詳細な説明】 を産業上の利用分野] 本発明はパーソナルコンピュータ等の電子計算機に関す
る。
DETAILED DESCRIPTION OF THE INVENTION Field of Industrial Application] The present invention relates to electronic computers such as personal computers.

〔従来の技術] 従来のパーソナルコンピュータでは、ソフトウェアの異
常により異常を起こした場合、インサーキットエミュレ
ータやロジックアナライザ等の外部機器をパーソナルコ
ンピュータに接続して原因の解析が行なわれていた。
[Prior Art] In a conventional personal computer, when an abnormality occurs due to a software abnormality, an external device such as an in-circuit emulator or a logic analyzer is connected to the personal computer to analyze the cause.

[発明が解決しようとする課題J 上述した従来の方法は、ソフトウェア等の異常により異
常を起こした場合、インサーキットエミュレータやロジ
ックアナライザなどの外部機器を接続しなければならな
いので、高価につくという欠点がある。
[Problem to be Solved by the Invention J] The conventional method described above has the disadvantage that it is expensive because it requires connecting external equipment such as an in-circuit emulator or logic analyzer when an abnormality occurs due to an abnormality in software etc. There is.

〔課題を解決するための手段J 本発明のメモリダンプ機能付電子計算機は。[Means to solve the problem J An electronic computer with a memory dump function according to the present invention.

RAMの内容をCPUが該電子計算機に接続されている
外部記憶装置に書き込むメモリダンプ用プログラムが格
納されているROMと、前記ROMまたは該電子計算機
のプログラムメモリであるROMをCPUに接続するス
イッチとを有する。
a ROM storing a memory dump program for writing the contents of the RAM to an external storage device connected to the computer by the CPU; and a switch for connecting the ROM or the ROM, which is a program memory of the computer, to the CPU. has.

〔作用〕[Effect]

正常動作時、プログラム用メモリであるROMがCPU
に接続された状態になっている。そして、異常動作が起
った場合、利用者がスイッチをダンプ用プログラムが格
納されているROMに切換えると、該ROMがCPUと
接続されて、CPUはダンプ用プログラムを実行し、R
AMの内容が外部配憶装置に書き込まれる。この後、電
子計算機を再立上げして、解析プログラムにより、外部
記憶装置に書き込まれたRAMの内容を解析して、異常
動作の原因を究明する。
During normal operation, the ROM, which is the program memory, is connected to the CPU.
is connected to. If an abnormal operation occurs, when the user switches the switch to the ROM in which the dump program is stored, the ROM is connected to the CPU, the CPU executes the dump program, and the
The contents of AM are written to external storage. Thereafter, the computer is restarted and the analysis program analyzes the contents of the RAM written in the external storage device to determine the cause of the abnormal operation.

〔実施例J 次に1本発明の実施例について図面を参照して説明する
[Embodiment J] Next, an embodiment of the present invention will be described with reference to the drawings.

第1図は本発明のメモリダンプ機能付電子計算機の一実
施例のブロック図、第2図はメモリタンププログラムの
処理のフローチャートである。
FIG. 1 is a block diagram of an embodiment of an electronic computer with a memory dump function according to the present invention, and FIG. 2 is a flowchart of processing of a memory dump program.

この電子計算機(パーソナルコンピュータ)は、第1図
に示すように、CP tJ lと、RAM2と、システ
ム起動プログラムや基本人出カプログラム等が格納され
ているROM3と、フロッピィディスク4と、CPU 
1がRAM2の内容をフロッピィディスク4に書込むメ
モリダンプ用プログラムが格納されているROM5と、
バス6と。
As shown in Fig. 1, this electronic computer (personal computer) consists of a CP tJ l, a RAM 2, a ROM 3 in which a system startup program, a basic staffing program, etc. are stored, a floppy disk 4, and a CPU.
1 is a ROM 5 in which a memory dump program for writing the contents of RAM 2 to a floppy disk 4 is stored;
With bus 6.

ROM3またはROM5をバス6に切換え接続するスイ
ッチ7と、その信子図示の装置から構成されている。
It consists of a switch 7 that switches and connects the ROM 3 or ROM 5 to the bus 6, and the device shown in the figure.

メモリダンプ用プログラムは、第2図に示すように、フ
ロッピィディスク4関連のハードウェアの初期設定(ス
テップ8)、RAM2の内容のフロッピィ、ディスク4
への書込み(ステップ9)、CPLllの実行停止(ス
テップ10)の処理を行なう。
As shown in Figure 2, the memory dump program initializes the hardware related to the floppy disk 4 (step 8), saves the contents of the RAM 2 to the floppy disk 4, etc.
The processing of writing to CPLll (step 9) and stopping the execution of CPLll (step 10) are performed.

次に、本実施例における動作を説明する。この電子計算
機システムでは、正常動作時、ROM3がスイッチ7を
介してバス6に接続された状態となっている。電子計算
機に異常動作が発生した場合、利用者がスイッチ7を押
すと、ROM5が本電子計算機システムと接続され、c
pu iの実行する命令が、ROM5に格納されたプロ
グラムに切換わる。ROM5のプログラムに切換わると
、第2図に示すフローチャートに従ってRAM2の内容
がフロッピィディスク4に書込まれる。この後、電子計
算機システムの再立上げを行ない、解析プログラムによ
り、フロッピィディスク4に書込まれたRAM2の内容
を解析し、異常動作の原因を究明することになる。
Next, the operation in this embodiment will be explained. In this computer system, the ROM 3 is connected to the bus 6 via the switch 7 during normal operation. When an abnormal operation occurs in the computer, when the user presses the switch 7, the ROM 5 is connected to the computer system and c
The instruction executed by pu i is switched to the program stored in ROM5. When the program is switched to the ROM 5, the contents of the RAM 2 are written to the floppy disk 4 according to the flowchart shown in FIG. Thereafter, the computer system is restarted, and the analysis program analyzes the contents of the RAM 2 written on the floppy disk 4 to determine the cause of the abnormal operation.

〔発明の効果J 以上説明したように本発明は、メモリダンプ用プログラ
ムをROMに格納しておき、電子計算機に異常動作が発
生した場合、該ROMを電子計算機に接続し、RAMの
内容を外部記憶装置に書込むことにより、システム異常
時の解析を、インサーキットエミュレータやロジックア
ナライザ等の外部機器を接続することなしに、電子計算
機のみで確実に行なえるため、システム価格が安価にな
るという効果がある。
[Effect of the Invention J As explained above, the present invention stores a memory dump program in a ROM, and when an abnormal operation occurs in a computer, the ROM is connected to the computer and the contents of the RAM are transferred to an external computer. By writing to the storage device, analysis of system abnormalities can be reliably performed using only a computer without connecting external equipment such as an in-circuit emulator or logic analyzer, resulting in lower system prices. There is.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明のメモリダンプ機能付電子計算機の一実
施例のブロック図、第2図はメモリダンププログラムの
処理のフローチャートである。 l・・・CPU、     2・・・RAM、3・・・
ROM、      4・・・フロッピィディスク、5
・・・ROM、      6・・・バス、7・・−ス
イッチ、 8〜10・・・ステップ。
FIG. 1 is a block diagram of an embodiment of an electronic computer with a memory dump function of the present invention, and FIG. 2 is a flowchart of processing of a memory dump program. l...CPU, 2...RAM, 3...
ROM, 4...floppy disk, 5
...ROM, 6...bus, 7...-switch, 8-10...step.

Claims (1)

【特許請求の範囲】 1、電子計算機において、 RAMの内容をCPUが該電子計算機に接続されている
外部記憶装置に書込むメモリダンプ用プログラムが格納
されているROMと、 前記ROMまたは該電子計算機のプログラムメモリであ
るROMをCPUに接続するスイッチとを有することを
特徴とするメモリダンプ機能付電子計算機。
[Claims] 1. In an electronic computer, a ROM that stores a memory dump program for causing a CPU to write the contents of a RAM to an external storage device connected to the computer; and the ROM or the computer. 1. An electronic computer with a memory dump function, comprising: a switch for connecting a ROM, which is a program memory, to a CPU.
JP63331609A 1988-12-28 1988-12-28 Electronic computer with memory dumping function Pending JPH02176948A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP63331609A JPH02176948A (en) 1988-12-28 1988-12-28 Electronic computer with memory dumping function

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63331609A JPH02176948A (en) 1988-12-28 1988-12-28 Electronic computer with memory dumping function

Publications (1)

Publication Number Publication Date
JPH02176948A true JPH02176948A (en) 1990-07-10

Family

ID=18245569

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63331609A Pending JPH02176948A (en) 1988-12-28 1988-12-28 Electronic computer with memory dumping function

Country Status (1)

Country Link
JP (1) JPH02176948A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04360245A (en) * 1991-06-06 1992-12-14 Fujitsu Ltd Memory dump control system based upon rom

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04360245A (en) * 1991-06-06 1992-12-14 Fujitsu Ltd Memory dump control system based upon rom

Similar Documents

Publication Publication Date Title
JPH02176948A (en) Electronic computer with memory dumping function
WO2015114741A1 (en) Diagnostic method for information processing device, diagnostic program for information processing device, and information processing device
JP2659115B2 (en) Sequence controller
JP2570108B2 (en) Software debugging method
JPH02220143A (en) Personal computer system
JPH02244345A (en) Information processor
JP2003263340A (en) Debug device
JPH03294934A (en) Debugger for high level program lenguage
JPH04289927A (en) Extended command generating system for debugger
JPH0244432A (en) Electronic computer control system
JPH0362131A (en) Multiprocessor system
JPH02302839A (en) System down fault analyzing system
JPH09265411A (en) Development supporting device for microcomputer application system
JPH0395638A (en) Debugging device
JPS6349942A (en) Arithmetic processing unit
JPH05250207A (en) Debug maintenance system
JPH01231135A (en) Program tracing system
JPS62235635A (en) Printing device
JPS59202546A (en) Debugging device
JPH0229833A (en) Maintenance diagnostic system
JPH0476755A (en) Data processor
JPH01253045A (en) Logical analyzing circuit
JPS63138438A (en) Memory dump system
JPH05158636A (en) Resident dump acquisition method for computer system and computer applied with the system
JPS62217332A (en) Control system for electronic computer