JPH02105251A - Intercommunication equipment for controller - Google Patents

Intercommunication equipment for controller

Info

Publication number
JPH02105251A
JPH02105251A JP25595288A JP25595288A JPH02105251A JP H02105251 A JPH02105251 A JP H02105251A JP 25595288 A JP25595288 A JP 25595288A JP 25595288 A JP25595288 A JP 25595288A JP H02105251 A JPH02105251 A JP H02105251A
Authority
JP
Grant status
Application
Patent type
Prior art keywords
ram
cpu
control
busy
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP25595288A
Inventor
Naomi Tomizawa
Original Assignee
Japan Electron Control Syst Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Abstract

PURPOSE: To perform intercommunication by a single RAM by connecting an address bus and a data bus for plural CPUs to a RAM commonly, and prohibiting access by another CPU while either CPU makes access to the RAM.
CONSTITUTION: It is judged whether or not a BUSY signal BE inputted from the CPU 1 for engine control via a first communication line 4 is 1, and when it is YES, a routine is completed while the CPU 1 for engine control makes access to the RAM 2, and when it is NO, a processing is progressed to the next step. The access to the RAM 2 is performed by setting a BUSY signal Br at 1, and also, outputting the BUSY signal Br to the CPU 1 for engine control via a second communication line 5. In other words, the readout of the control data of the quantity of injection of fuel, etc., from the RAM 2, or the write of the control data of a point of change gear, etc., on the RAM 2 is performed. When the access to the RAM 2 is completed, the BUSY signal Br is set at 0, and the BUSY signal Br is outputted to the CPU 1 for engine control via the second communication line 5.
COPYRIGHT: (C)1990,JPO&Japio
JP25595288A 1988-10-13 1988-10-13 Intercommunication equipment for controller Pending JPH02105251A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP25595288A JPH02105251A (en) 1988-10-13 1988-10-13 Intercommunication equipment for controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25595288A JPH02105251A (en) 1988-10-13 1988-10-13 Intercommunication equipment for controller

Publications (1)

Publication Number Publication Date
JPH02105251A true true JPH02105251A (en) 1990-04-17

Family

ID=17285859

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25595288A Pending JPH02105251A (en) 1988-10-13 1988-10-13 Intercommunication equipment for controller

Country Status (1)

Country Link
JP (1) JPH02105251A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0563985A1 (en) 1992-04-03 1993-10-06 Fuji Photo Film Co., Ltd. Silver halide color photographic material
WO1999009311A1 (en) * 1997-08-14 1999-02-25 Bayerische Motoren Werke Aktiengesellschaft Electronic control unit

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6375867A (en) * 1986-09-18 1988-04-06 Tokyo Electric Co Ltd Ram controller using multi-cpu

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6375867A (en) * 1986-09-18 1988-04-06 Tokyo Electric Co Ltd Ram controller using multi-cpu

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0563985A1 (en) 1992-04-03 1993-10-06 Fuji Photo Film Co., Ltd. Silver halide color photographic material
WO1999009311A1 (en) * 1997-08-14 1999-02-25 Bayerische Motoren Werke Aktiengesellschaft Electronic control unit
US6512970B1 (en) 1997-08-14 2003-01-28 Bayerische Motoren Werke Aktiengesellschaft Electronic control device for controlling autonomously controllable assemblies

Similar Documents

Publication Publication Date Title
JPS6446862A (en) Bus controller
JPH02310786A (en) Microcomputer
JPH02165721A (en) Pulse output device
JPS63217452A (en) Setting system for memory access timing
JPS61118850A (en) Microprocessor
JPS5672752A (en) Controller for occupation of common bus line
JPS59220855A (en) Memory access control system
JPS559213A (en) Communication control unit
JPS5635233A (en) Fault detecting system for bus line
JPS6238953A (en) Main storage device for compression of partial write access
JPS60138653A (en) Hierarchical memory control system
JPS63244730A (en) Manufacturing process control system
JPS619766A (en) Data transfer device
JPH01138694A (en) Memory device
JPS56116147A (en) Digital semiconductor integrated circuit and digital control system using it
JPH0315956A (en) Memory access device
JPS6074174A (en) Memory access system
JPH0343804A (en) Sequence controller
JPH04102952A (en) Loading system for device driver
JPS6270957A (en) Automatic discriminating method for memory capacity
JPS63200232A (en) Serial processing system for large-capacity data
JPS63298616A (en) System for deciding screen input allowable value
JPH03292695A (en) Dual port memory
JPH02105962A (en) System starting device
JPS5972550A (en) Presence or absence deciding system of program memory for option