JPH0181800U - - Google Patents

Info

Publication number
JPH0181800U
JPH0181800U JP1987177434U JP17743487U JPH0181800U JP H0181800 U JPH0181800 U JP H0181800U JP 1987177434 U JP1987177434 U JP 1987177434U JP 17743487 U JP17743487 U JP 17743487U JP H0181800 U JPH0181800 U JP H0181800U
Authority
JP
Japan
Prior art keywords
signal
test signal
output signal
sends
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1987177434U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987177434U priority Critical patent/JPH0181800U/ja
Publication of JPH0181800U publication Critical patent/JPH0181800U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一実施例を示すブロツク図、
第2図は従来の例を示すブロツク図である。 11〜1n……セレクタ回路、21〜2n……
センスアンプ、41〜4n……スイツチ回路、5
1〜5n……テスト信号、61〜6n……切替信
号。
FIG. 1 is a block diagram showing an embodiment of the present invention.
FIG. 2 is a block diagram showing a conventional example. 11-1n...Selector circuit, 21-2n...
Sense amplifier, 41-4n...switch circuit, 5
1 to 5n...test signal, 61 to 6n...switching signal.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] メモリセルの出力データを選択して送出するセ
レクタの出力信号と予じめ準備したテスト信号と
を入力し、外部からの切替信号に従つて前記出力
信号または前記テスト信号を送出するスイツチ回
路を備えたことを特徴とする評価用回路を備えた
リードオンリメモリ。
A switch circuit is provided, which inputs an output signal of a selector that selects and sends output data of a memory cell and a test signal prepared in advance, and sends out the output signal or the test signal in accordance with an external switching signal. A read-only memory equipped with an evaluation circuit characterized by:
JP1987177434U 1987-11-19 1987-11-19 Pending JPH0181800U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987177434U JPH0181800U (en) 1987-11-19 1987-11-19

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987177434U JPH0181800U (en) 1987-11-19 1987-11-19

Publications (1)

Publication Number Publication Date
JPH0181800U true JPH0181800U (en) 1989-05-31

Family

ID=31469098

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987177434U Pending JPH0181800U (en) 1987-11-19 1987-11-19

Country Status (1)

Country Link
JP (1) JPH0181800U (en)

Similar Documents

Publication Publication Date Title
JPH0181800U (en)
JPH01165659U (en)
JPH0273884U (en)
JPH0288180U (en)
JPH0159321U (en)
JPS62127122U (en)
JPH0174691U (en)
JPS61112428U (en)
JPS6341773U (en)
JPS6454661U (en)
JPS61104667U (en)
JPS6437902U (en)
JPS61138003U (en)
JPS61189358U (en)
JPS6356448U (en)
JPS639644U (en)
JPH0244490U (en)
JPH0194997U (en)
JPH03124441U (en)
JPH0325946U (en)
JPS6397148U (en)
JPS62164422U (en)
JPS6423800U (en)
JPS62109527U (en)
JPS6246493U (en)