JPH0161754U - - Google Patents
Info
- Publication number
- JPH0161754U JPH0161754U JP15421887U JP15421887U JPH0161754U JP H0161754 U JPH0161754 U JP H0161754U JP 15421887 U JP15421887 U JP 15421887U JP 15421887 U JP15421887 U JP 15421887U JP H0161754 U JPH0161754 U JP H0161754U
- Authority
- JP
- Japan
- Prior art keywords
- simulation
- logical
- processor
- controls
- processors
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004088 simulation Methods 0.000 claims description 14
- 230000008054 signal transmission Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Logic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15421887U JPH0161754U (cs) | 1987-10-07 | 1987-10-07 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15421887U JPH0161754U (cs) | 1987-10-07 | 1987-10-07 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0161754U true JPH0161754U (cs) | 1989-04-19 |
Family
ID=31430757
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15421887U Pending JPH0161754U (cs) | 1987-10-07 | 1987-10-07 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0161754U (cs) |
-
1987
- 1987-10-07 JP JP15421887U patent/JPH0161754U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0161754U (cs) | ||
| JPS60116549U (ja) | 主・従計算機同期装置 | |
| JPS62169851U (cs) | ||
| JPS6082349U (ja) | 共有メモリのアクセス制御装置 | |
| JPH0267446U (cs) | ||
| JPH01127048U (cs) | ||
| JPH02126434U (cs) | ||
| JPS61192352U (cs) | ||
| JPS63168549U (cs) | ||
| JPS62112742U (cs) | ||
| JPS62195863U (cs) | ||
| JPS63118659U (cs) | ||
| JPS6144799U (ja) | 制御装置 | |
| JPS6130148U (ja) | 共有メモリつきマルチプロセツサ | |
| JPS58179545U (ja) | マルチプロセツサ・コンソ−ルサポ−ト装置 | |
| JPS5832543U (ja) | 共有記憶装置 | |
| JPS58152047U (ja) | ３ステ−トゲ−トの制御回路 | |
| JPS6392963U (cs) | ||
| JPS618353U (ja) | Ｄｍａデ−タ伝送路つきマイクロコンピユ−タ | |
| JPH01160553U (cs) | ||
| JPS6446854U (cs) | ||
| JPS6087047U (ja) | 制御装置 | |
| JPH0284964U (cs) | ||
| JPS6399945U (cs) | ||
| JPS6057855U (ja) | デュアルｃｐｕ方式情報処理装置 |