JPH0161747U - - Google Patents
Info
- Publication number
- JPH0161747U JPH0161747U JP15568087U JP15568087U JPH0161747U JP H0161747 U JPH0161747 U JP H0161747U JP 15568087 U JP15568087 U JP 15568087U JP 15568087 U JP15568087 U JP 15568087U JP H0161747 U JPH0161747 U JP H0161747U
- Authority
- JP
- Japan
- Prior art keywords
- data
- output
- parallel data
- bit
- format
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000000295 complement effect Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Communication Control (AREA)
Description
第１図は本考案の一実施例に係るシリアルデー
タ出力装置の回路ブロツク図、第２図はその回路
の動作を示すタイミングチヤート、第３図は２の
補数形式のデータを示す図、第４図は無符号絶対
値形式のデータを示す図である。
Ａ０〜Ａ１５，Ｂ０〜Ｂ１５……ゲート群、１
５〜１８……４ビツトフリツプフロツプ。
FIG. 1 is a circuit block diagram of a serial data output device according to an embodiment of the present invention, FIG. 2 is a timing chart showing the operation of the circuit, FIG. 3 is a diagram showing data in two's complement format, and FIG. The figure shows data in an unsigned absolute value format. A0 to A15 , B0 to B15 ...Gate group, 1
5-18...4-bit flip-flop.
Claims (1)
換し出力するデータ出力装置において、 前記パラレルデータの最上位ビツトを先頭ビツ
トとして出力するかあるいは最下位ビツトを先頭
ビツトとして出力するかを選択する第１の選択手
段と、 前記パラレルデータの最上位ビツトを反転する
か否かを選択することにより、前記パラレルデー
タを２の補数形式、もしくは無符号絶対値形式の
データに変換して出力するかあるいは前記パラレ
ルデータのデータ形式のまま出力するかを選択す
る第２の選択手段とを有することを特徴とするシ
リアルデータ出力装置。[Claims for Utility Model Registration] In a data output device that converts input parallel data into serial data and outputs it, whether the most significant bit of the parallel data is output as the first bit or the least significant bit is output as the first bit. and converting the parallel data into two's complement format or unsigned absolute value format data by selecting whether or not to invert the most significant bit of the parallel data. and second selection means for selecting whether to output the parallel data or to output the parallel data in its data format.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15568087U JPH0161747U (en) | 1987-10-12 | 1987-10-12 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15568087U JPH0161747U (en) | 1987-10-12 | 1987-10-12 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0161747U true JPH0161747U (en) | 1989-04-19 |
Family
ID=31433525
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15568087U Pending JPH0161747U (en) | 1987-10-12 | 1987-10-12 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0161747U (en) |
-
1987
- 1987-10-12 JP JP15568087U patent/JPH0161747U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6095721U (en) | electronic volume circuit | |
| JPH0161747U (en) | ||
| JPH0299368U (en) | ||
| JPS58101235U (en) | keyboard encoder | |
| JPS6262362U (en) | ||
| JPS5999541U (en) | A/D conversion device | |
| JPS6372634U (en) | ||
| JPS628731U (en) | ||
| JPH0375638U (en) | ||
| JPS58101244U (en) | key input device | |
| JPS6092327U (en) | Numerical input device | |
| JPS63129333U (en) | ||
| JPS5881654U (en) | arithmetic processing unit | |
| JPS5933546U (en) | Full keyboard with numeric keypad | |
| JPH0273255U (en) | ||
| JPS63143936U (en) | ||
| JPS5844634U (en) | input device | |
| JPS5893037U (en) | switch circuit | |
| JPS6157681U (en) | ||
| JPS62135290U (en) | ||
| JPS6092326U (en) | Numerical input device | |
| JPS61103744U (en) | ||
| JPS60112804U (en) | High-speed data processing equipment compatible with interlock block diagrams | |
| JPS6392968U (en) | ||
| JPH0181795U (en) |