JPH0156406B2 - - Google Patents

Info

Publication number
JPH0156406B2
JPH0156406B2 JP20303182A JP20303182A JPH0156406B2 JP H0156406 B2 JPH0156406 B2 JP H0156406B2 JP 20303182 A JP20303182 A JP 20303182A JP 20303182 A JP20303182 A JP 20303182A JP H0156406 B2 JPH0156406 B2 JP H0156406B2
Authority
JP
Japan
Prior art keywords
clock signal
output
signal
clock
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP20303182A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5994123A (ja
Inventor
Tetsuaki Sumida
Masayuki Kumazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP20303182A priority Critical patent/JPS5994123A/ja
Publication of JPS5994123A publication Critical patent/JPS5994123A/ja
Publication of JPH0156406B2 publication Critical patent/JPH0156406B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Electronic Switches (AREA)
JP20303182A 1982-11-19 1982-11-19 クロツク切換回路 Granted JPS5994123A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20303182A JPS5994123A (ja) 1982-11-19 1982-11-19 クロツク切換回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20303182A JPS5994123A (ja) 1982-11-19 1982-11-19 クロツク切換回路

Publications (2)

Publication Number Publication Date
JPS5994123A JPS5994123A (ja) 1984-05-30
JPH0156406B2 true JPH0156406B2 (enExample) 1989-11-30

Family

ID=16467197

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20303182A Granted JPS5994123A (ja) 1982-11-19 1982-11-19 クロツク切換回路

Country Status (1)

Country Link
JP (1) JPS5994123A (enExample)

Also Published As

Publication number Publication date
JPS5994123A (ja) 1984-05-30

Similar Documents

Publication Publication Date Title
US5489865A (en) Circuit for filtering asynchronous metastability of cross-coupled logic gates
EP0322618A2 (en) Clock selection circuit
US5488319A (en) Latch interface for self-reset logic
US4748417A (en) Method and circuit arrangement for switching a clock-controlled device having a plurality of operating statuses
US6181179B1 (en) Scan flip-flop circuit
US5760612A (en) Inertial delay circuit for eliminating glitches on a signal line
US4894557A (en) Asyncronous edge-triggered RS flip-flop circuit
CA1281088C (en) Dynamic cmos current surge control
US5903508A (en) Input buffer of memory device for reducing current consumption in standby mode
US5185537A (en) Gate efficient digital glitch filter for multiple input applications
US5793672A (en) Low power register memory element circuits
US6348828B1 (en) Clock enable circuit for use in a high speed reprogrammable delay line incorporating glitchless enable/disable functionality
US4893028A (en) One or more input asynchronous register
JPH0437447B2 (enExample)
JPH0156406B2 (enExample)
US5280596A (en) Write-acknowledge circuit including a write detector and a bistable element for four-phase handshake signalling
US6144612A (en) Address decoder for a synchronous type memory capable of preventing multi-wordline selection
US4943744A (en) Differentiating logical circuit for asynchronous systems
JPH04307809A (ja) Ｒｓフリップフロップ
JP2765835B2 (ja) 信号検出回路
JPS63282820A (ja) クロック信号切換え方式
JP2665070B2 (ja) バス回路
JPH0690657B2 (ja) クロツク切替回路
JPS59231668A (ja) 二重化クロツク信号切替方式
KR20000013502A (ko) 메모리 로직 복합 반도체장치 및 홀드 시간 제어방법