JPH0150039B2 - - Google Patents

Info

Publication number
JPH0150039B2
JPH0150039B2 JP56078155A JP7815581A JPH0150039B2 JP H0150039 B2 JPH0150039 B2 JP H0150039B2 JP 56078155 A JP56078155 A JP 56078155A JP 7815581 A JP7815581 A JP 7815581A JP H0150039 B2 JPH0150039 B2 JP H0150039B2
Authority
JP
Japan
Prior art keywords
refresh
main
signal
main memory
section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56078155A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57195383A (en
Inventor
Rikuro Yoshimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56078155A priority Critical patent/JPS57195383A/ja
Publication of JPS57195383A publication Critical patent/JPS57195383A/ja
Publication of JPH0150039B2 publication Critical patent/JPH0150039B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP56078155A 1981-05-25 1981-05-25 System controller Granted JPS57195383A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56078155A JPS57195383A (en) 1981-05-25 1981-05-25 System controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56078155A JPS57195383A (en) 1981-05-25 1981-05-25 System controller

Publications (2)

Publication Number Publication Date
JPS57195383A JPS57195383A (en) 1982-12-01
JPH0150039B2 true JPH0150039B2 (enExample) 1989-10-26

Family

ID=13654019

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56078155A Granted JPS57195383A (en) 1981-05-25 1981-05-25 System controller

Country Status (1)

Country Link
JP (1) JPS57195383A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0294194A (ja) * 1988-09-30 1990-04-04 Nec Corp インターリーブバッファ

Also Published As

Publication number Publication date
JPS57195383A (en) 1982-12-01

Similar Documents

Publication Publication Date Title
US4819232A (en) Fault-tolerant multiprocessor arrangement
US4757442A (en) Re-synchronization system using common memory bus to transfer restart data from non-faulty processor to failed processor
GB2156554A (en) Processing system with shared data
KR920006617B1 (ko) 멀티프로세서시스템
JPH05298192A (ja) 情報処理装置
JPH0150039B2 (enExample)
US5812822A (en) Apparatus for coordinating clock oscillators in a fully redundant computer system
US4551836A (en) Cross-copy arrangement for synchronizing error detection clock signals in a duplex digital system
JP2774675B2 (ja) バスコントローラ
JPS6357823B2 (enExample)
US5745742A (en) Apparatus for coordinating clock distribution in a fully redundant computer system
JPS5845116B2 (ja) 二重化記憶装置
JPS6134645A (ja) 二重化メモリ制御方式
JPH0150040B2 (enExample)
JPH0140432B2 (enExample)
JPH08202570A (ja) 二重化プロセス制御装置
JPS63238655A (ja) 情報処理装置
JPH024021B2 (enExample)
JPH02132543A (ja) 情報処理装置
JPH04111144A (ja) 多重化装置の一致化制御方式
JPH03268007A (ja) シーケンスコントローラ
JPH01231132A (ja) 二重化処理装置
JPH04263333A (ja) メモリ二重化方式
JPH024020B2 (enExample)
JPS5831020B2 (ja) マルチプロセツサ制御システム