JPH0150040B2 - - Google Patents

Info

Publication number
JPH0150040B2
JPH0150040B2 JP56078156A JP7815681A JPH0150040B2 JP H0150040 B2 JPH0150040 B2 JP H0150040B2 JP 56078156 A JP56078156 A JP 56078156A JP 7815681 A JP7815681 A JP 7815681A JP H0150040 B2 JPH0150040 B2 JP H0150040B2
Authority
JP
Japan
Prior art keywords
main memory
system control
refresh
memory access
control device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56078156A
Other languages
English (en)
Japanese (ja)
Other versions
JPS57195384A (en
Inventor
Rikuro Yoshimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP56078156A priority Critical patent/JPS57195384A/ja
Publication of JPS57195384A publication Critical patent/JPS57195384A/ja
Publication of JPH0150040B2 publication Critical patent/JPH0150040B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP56078156A 1981-05-25 1981-05-25 Composite system controller Granted JPS57195384A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56078156A JPS57195384A (en) 1981-05-25 1981-05-25 Composite system controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56078156A JPS57195384A (en) 1981-05-25 1981-05-25 Composite system controller

Publications (2)

Publication Number Publication Date
JPS57195384A JPS57195384A (en) 1982-12-01
JPH0150040B2 true JPH0150040B2 (enExample) 1989-10-26

Family

ID=13654049

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56078156A Granted JPS57195384A (en) 1981-05-25 1981-05-25 Composite system controller

Country Status (1)

Country Link
JP (1) JPS57195384A (enExample)

Also Published As

Publication number Publication date
JPS57195384A (en) 1982-12-01

Similar Documents

Publication Publication Date Title
US4958273A (en) Multiprocessor system architecture with high availability
US5155845A (en) Data storage system for providing redundant copies of data on different disk drives
US4819232A (en) Fault-tolerant multiprocessor arrangement
US4014005A (en) Configuration and control unit for a heterogeneous multi-system
EP0330475B1 (en) Configuration control system
GB2156554A (en) Processing system with shared data
JPH03232045A (ja) Ｄｍａデータ転送のためのプロトコル
JPH03182957A (ja) 読み出しおよび書き込み用プロトコール
US4631661A (en) Fail-safe data processing system
JPH05298192A (ja) 情報処理装置
EP0411805B1 (en) Bulk memory transfer during resync
US5406472A (en) Multi-lane controller
US5581732A (en) Multiprocessor system with reflective memory data transfer device
EP0416732B1 (en) Targeted resets in a data processor
JP3080552B2 (ja) 複合計算機システムのメモリ装置
KR20020059481A (ko) 대형 시스템에서의 이중화 장치 및 방법
JPH0150040B2 (enExample)
US4551836A (en) Cross-copy arrangement for synchronizing error detection clock signals in a duplex digital system
JP2774675B2 (ja) バスコントローラ
JPS5852264B2 (ja) マルチユニツト・システム
JPS6357823B2 (enExample)
JPH0150039B2 (enExample)
JPH10269030A (ja) 遠隔ファイル共用システムおよびその制御方法
JPH08202570A (ja) 二重化プロセス制御装置
JPH03268007A (ja) シーケンスコントローラ