JPH0145187Y2 - - Google Patents
Info
- Publication number
- JPH0145187Y2 JPH0145187Y2 JP12141783U JP12141783U JPH0145187Y2 JP H0145187 Y2 JPH0145187 Y2 JP H0145187Y2 JP 12141783 U JP12141783 U JP 12141783U JP 12141783 U JP12141783 U JP 12141783U JP H0145187 Y2 JPH0145187 Y2 JP H0145187Y2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- output
- frequency divider
- signal
- power supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 7
- 230000010355 oscillation Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Description
【考案の詳細な説明】
本考案はテレビジヨンのカラーエンコーダーの
調整に用いるカラーバー発生器に関する。DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a color bar generator used for adjusting a television color encoder.
従来、この種のカラーバー発生回路は、第１図
のブロツク図に示される。この回路は、端子１に
供給されたテレビジヨン信号の帰線消去信号パル
スの立上りまたは立下りによりトリガされて約
80KHzの周波数で発振する発振回路２の出力信号
を分周器３に入力し、この入力信号を1/2分周し
た分周器３の出力信号を、例えば第２図に示す様
な固定抵抗器R1と可変抵抗器R2とを組合せた可
変の分圧器４により、一定レベル（例えば1Vp−
ｐ）になる様に調整して端子７から青のカラーバ
ー信号として出力する。同様に、分周器３の入力
信号を1/4および1/8分周した各出力信号を分圧器
５，６により1Vp−ｐになる様にして端子８，９
から赤および緑のカラーバー信号としてそれぞれ
出力する。この回路では、青、赤、緑の各カラー
バー信号の出力レベルを合わせるためには３個の
可変抵抗器R2を必要とし、しかもオシロスコー
プで各々の波形を観測しながらその出力レベルを
調整する必要があり、高価で又調整に時間がかか
るという欠点があつた。 A conventional color bar generating circuit of this type is shown in the block diagram of FIG. This circuit is triggered by the rising or falling edge of the blanking signal pulse of the television signal applied to terminal 1.
The output signal of the oscillation circuit 2, which oscillates at a frequency of 80KHz, is input to the frequency divider 3, and the output signal of the frequency divider 3, which is obtained by dividing this input signal by 1/2, is connected to a fixed resistor as shown in Figure 2, for example. A variable voltage divider 4, which is a combination of a resistor R1 and a variable resistor R2 , provides a constant level (for example, 1Vp-
p) and output from terminal 7 as a blue color bar signal. Similarly, the output signals obtained by dividing the input signal of the frequency divider 3 to 1/4 and 1/8 are set to 1Vp-p by the voltage dividers 5 and 6, and the output signals are set at terminals 8 and 9.
output as red and green color bar signals, respectively. This circuit requires three variable resistors R2 to match the output levels of the blue, red, and green color bar signals, and the output levels are adjusted while observing each waveform with an oscilloscope. The drawbacks are that it is necessary, expensive, and takes time to adjust.
本考案の目的は、このような従来技術の欠点を
除去し、安価で調整時間の少ないカラーバー発生
回路を提供することにある。 An object of the present invention is to eliminate such drawbacks of the prior art and provide a color bar generation circuit that is inexpensive and requires less adjustment time.
本考案のカラーバー発生器は、テレビジヨン信
号の帰線消去信号に同期して発振する発振器と、
この発振器の出力信号をそれぞれ所定分周比で分
周し供給された電源電圧に対応した出力レベルの
分周出力をそれぞれ出力する分周器と、この分周
器の各分周出力信号に対して各々一定の分圧比を
与える複数の分圧器と、前記分周器に供給する電
源電圧を可変するための電圧調整器とを含み構成
される。 The color bar generator of the present invention includes an oscillator that oscillates in synchronization with a blanking signal of a television signal;
A frequency divider that divides the output signal of this oscillator by a predetermined frequency division ratio and outputs a divided output of an output level corresponding to the supplied power supply voltage, and The frequency divider includes a plurality of voltage dividers each providing a constant voltage division ratio, and a voltage regulator for varying the power supply voltage supplied to the frequency divider.
次に本考案の実施例について図面により詳細に
説明する。 Next, embodiments of the present invention will be described in detail with reference to the drawings.
第３図は本考案の実施例のブロツク図である。
この実施例において、発振器１０と分周器１１は
Ｃ−MOSICにより構成され、これらＣ−MOSIC
の電源端子には、端子１６から供給される電圧を
可変するための電圧調整器１５の出力電圧が供給
される。分周器１１は４ビツトのカウンターで、
この分周器１１の入力信号となる発振器１０の出
力信号を1/2，1/4，1/8に分周して出力する。こ
の分周器１１の各出力信号は、第４図に示すよう
に、２個の固定抵抗器R3，R4を用いた簡単な分
圧器１２，１３，１４にそれぞれ供給されて、端
子１７から青のカラーバー信号、端子１８から赤
のカラーバー信号、端子１９から緑のカラーバー
信号をそれぞれ出力する。 FIG. 3 is a block diagram of an embodiment of the present invention.
In this embodiment, the oscillator 10 and the frequency divider 11 are composed of C-MOSICs.
The output voltage of a voltage regulator 15 for varying the voltage supplied from the terminal 16 is supplied to the power supply terminal of the terminal 16 . Frequency divider 11 is a 4-bit counter,
The output signal of the oscillator 10, which is the input signal to the frequency divider 11, is divided into 1/2, 1/4, and 1/8 and output. Each output signal of this frequency divider 11 is supplied to a simple voltage divider 12, 13, 14 using two fixed resistors R 3 and R 4 , respectively, as shown in FIG. A blue color bar signal is output from the terminal 18, a red color bar signal is output from the terminal 18, and a green color bar signal is output from the terminal 19.
この分周器１１はＣ−MOSICで構成されてい
るので、各分周信号の出力レベルは、TTLICと
違つてＣ−MOSICに供給される電源電圧とほぼ
等しいレベルとなる。従つて、分圧器１２，１
３，１４を精度の良い固定抵抗器R3，R4により
構成することにより、端子１７，１８，１９に得
られる各出力信号レベルは分周器１１に供給され
た電源電圧を分圧器１２，１３，１４で分圧した
値となる。この分周器１１に供給する電源電圧を
調整する電圧調整器１５は、一般的な電圧可変形
の安定化電源回路で良いが、分周器１１にはＣ−
MOSICを使用しているので消費電流が非常に少
なく、更に負荷が一定であるから単純に固定抵抗
器だけで構成出来る。すなわち、電圧端子１６に
外部から印加された電圧は、分周器１１または分
周器１１と発振器１０の消費電流により、可変抵
抗器または固定抵抗器によつて電圧降下を生じ、
分周器１１に供給する電源電圧を変えることが出
来る。 Since this frequency divider 11 is composed of a C-MOSIC, the output level of each frequency-divided signal is approximately equal to the power supply voltage supplied to the C-MOSIC, unlike TTLIC. Therefore, voltage divider 12,1
By configuring 3 and 14 with highly accurate fixed resistors R 3 and R 4 , each output signal level obtained at terminals 17 , 18 , and 19 is determined by converting the power supply voltage supplied to frequency divider 11 into voltage divider 12 , It is the value obtained by dividing the pressure by 13 and 14. The voltage regulator 15 that adjusts the power supply voltage supplied to the frequency divider 11 may be a general voltage variable type stabilizing power supply circuit.
Since it uses MOSIC, the current consumption is very low, and since the load is constant, it can be configured simply with a fixed resistor. That is, the voltage applied from the outside to the voltage terminal 16 causes a voltage drop due to the current consumption of the frequency divider 11 or the frequency divider 11 and the oscillator 10, due to the variable resistor or the fixed resistor,
The power supply voltage supplied to the frequency divider 11 can be changed.
従つて、電圧調整器１５により分周器１１に供
給する電源電圧を可変するだけで、分圧器１２，
１３，１４の出力信号レベルを同時に同一レベル
に変化させることが出来るので、必要なレベルに
短時間で調整することが出来ると共に、分圧器１
２，１３，１４を固定抵抗だけで安価に構成する
ことが出来るという効果がある。 Therefore, by simply varying the power supply voltage supplied to the frequency divider 11 by the voltage regulator 15, the voltage dividers 12,
Since the output signal levels of 13 and 14 can be changed to the same level at the same time, the required level can be adjusted in a short time.
2, 13, and 14 can be constructed at low cost using only fixed resistors.
本考案は以上説明したように、少なくとも分周
器に供給する電源電圧を可変出来る電圧調整器
と、分周器の少なくとも２つ以上の出力信号に対
して一定の分圧比を与える分圧器とを設けること
により、安価で調整時間が少なくて済むカラーバ
ー発生回路を得ることが出来る。 As explained above, the present invention includes a voltage regulator that can vary the power supply voltage supplied to at least a frequency divider, and a voltage divider that provides a constant voltage division ratio for at least two or more output signals of the frequency divider. By providing this, it is possible to obtain a color bar generation circuit that is inexpensive and requires less adjustment time.
第１図は従来技術を説明するブロツク図、第２
図は第１図の分圧器の回路図、第３図は本考案の
実施例を示すブロツク図、第４図は第３図の分圧
器の回路図である。
図において、１……入力端子、２，１０……発
振器、３，１１……分周器、４，５，６，１２，
１３，１４……分圧器、７，８，９，１７，１
８，１９……出力端子、１５……電圧調整器、１
６……電源端子、である。
Figure 1 is a block diagram explaining the prior art, Figure 2 is a block diagram explaining the prior art.
1 is a circuit diagram of the voltage divider shown in FIG. 1, FIG. 3 is a block diagram showing an embodiment of the present invention, and FIG. 4 is a circuit diagram of the voltage divider shown in FIG. 3. In the figure, 1... input terminal, 2, 10... oscillator, 3, 11... frequency divider, 4, 5, 6, 12,
13, 14... Voltage divider, 7, 8, 9, 17, 1
8, 19...Output terminal, 15...Voltage regulator, 1
6...Power terminal.
Claims (1)
定周波数信号を発振する発振器と、この発振器の
出力周波数信号をそれぞれ所定分周比で分周し供
給された電源電圧に対応した出力レベルの分周出
力をそれぞれ出力する分周器と、この分周器の各
分周出力を各々一定の分圧比でそれぞれ分圧する
分圧器と、前記分周器に供給する電源電圧を調整
する電源電圧を調整する電圧調整器とを含むカラ
ーバー発生器。 An oscillator that oscillates a predetermined frequency signal in synchronization with the blanking signal of the television signal, and an output level that corresponds to the supplied power supply voltage by dividing the output frequency signal of this oscillator at a predetermined frequency division ratio. A frequency divider that outputs each output, a voltage divider that divides each divided output of this frequency divider at a fixed voltage division ratio, and a power supply voltage that adjusts the power supply voltage supplied to the frequency divider. Color bar generator including voltage regulator and.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12141783U JPS6030687U (en) | 1983-08-04 | 1983-08-04 | color bar generator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12141783U JPS6030687U (en) | 1983-08-04 | 1983-08-04 | color bar generator |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6030687U JPS6030687U (en) | 1985-03-01 |
| JPH0145187Y2 true JPH0145187Y2 (en) | 1989-12-27 |
Family
ID=30277907
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12141783U Granted JPS6030687U (en) | 1983-08-04 | 1983-08-04 | color bar generator |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6030687U (en) |
-
1983
- 1983-08-04 JP JP12141783U patent/JPS6030687U/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6030687U (en) | 1985-03-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4016498A (en) | Variable duty cycle waveform generator | |
| US4654604A (en) | Frequency controlled oscillator utilizing an U/D counter in the feedback | |
| JPH0145187Y2 (en) | ||
| GB2041679A (en) | Circuit arrangement for generating a frequency dependent signal | |
| US6737834B2 (en) | Engine control apparatus with an alternator regulator circuit interface means, and a corresponding interface | |
| US4241435A (en) | Electronic timepiece oscillator circuit | |
| US4855688A (en) | Multiple reference frequency generator | |
| KR960014329B1 (en) | Oscillating circuit | |
| US4507624A (en) | Voltage-to-frequency converters | |
| JPS6130343Y2 (en) | ||
| KR890006522Y1 (en) | Duty ratio control circuit | |
| JPS6123412A (en) | Timing generator | |
| KR0110705Y1 (en) | Waveform generator | |
| JP2698572B2 (en) | Divider circuit | |
| JPH0821835B2 (en) | Voltage controlled oscillator | |
| JP3096365B2 (en) | DTMF signal generation circuit | |
| JPH0642625B2 (en) | Pulse generator | |
| JPH04252502A (en) | Voltage controlled piezoelectric oscillator | |
| JPH05110432A (en) | Pll frequency synthesizer | |
| KR940006089Y1 (en) | Saw wave generating circuit | |
| JPH01232822A (en) | Sawtooth wave generating circuit | |
| KR890015515A (en) | PLL circuit | |
| JPH03158020A (en) | Integration type a/d conversion circuit | |
| JPS61189012A (en) | Pulse output device | |
| JPS6130117A (en) | Variable delay circuit device |