JPH0134433Y2 - - Google Patents

Info

Publication number
JPH0134433Y2
JPH0134433Y2 JP1982194638U JP19463882U JPH0134433Y2 JP H0134433 Y2 JPH0134433 Y2 JP H0134433Y2 JP 1982194638 U JP1982194638 U JP 1982194638U JP 19463882 U JP19463882 U JP 19463882U JP H0134433 Y2 JPH0134433 Y2 JP H0134433Y2
Authority
JP
Japan
Prior art keywords
main body
coil
conductive part
protrusions
capacitor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1982194638U
Other languages
Japanese (ja)
Other versions
JPS5999525U (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP19463882U priority Critical patent/JPS5999525U/en
Publication of JPS5999525U publication Critical patent/JPS5999525U/en
Application granted granted Critical
Publication of JPH0134433Y2 publication Critical patent/JPH0134433Y2/ja
Granted legal-status Critical Current

Links

Description

【考案の詳細な説明】 (考案の技術分野) 本考案は、集中定数型電磁遅延線の改良に関す
る。
[Detailed Description of the Invention] (Technical Field of the Invention) The present invention relates to improvements in lumped constant electromagnetic delay lines.

(考案の技術的背景) 従来のこの種の遅延線は、第1図に示すよう
に、所定のインダクタンスを有するコイル部分1
が電気的に絶縁された状態でケース2内に配置さ
れ、また複数のコンデンサ(図示せず)がグラン
ド側で電気的に接続されてコイル部分とは別体と
してケース2内に配置されている。そして、各コ
イル部分から延びるリード線はケース2に取り付
けられている端子3やコンデンサにハンダ付けに
より接続される。
(Technical background of the invention) As shown in FIG. 1, a conventional delay line of this type has a coil portion 1 having a predetermined inductance.
is placed in the case 2 in an electrically insulated state, and a plurality of capacitors (not shown) are electrically connected on the ground side and placed in the case 2 separately from the coil part. . Lead wires extending from each coil portion are connected to terminals 3 and capacitors attached to the case 2 by soldering.

その他の従来の遅延線としては、コイル部分を
接続して成るいわゆるLステイツクとコンデンサ
をプリント基板に装着して成るいわゆるCデツキ
とを別体としてケース内に収納したもの、又はコ
ンデンサをマウントした基板にリード端子とLス
テイツクとを取り付けてIC化したものなどが知
られている。
Other conventional delay lines include a so-called L-stay made by connecting the coil parts and a so-called C-decks made by mounting a capacitor on a printed circuit board, which are housed separately in a case, or a board on which a capacitor is mounted. It is known that a lead terminal and an L stake are attached to the IC to form an IC.

(背景技術の問題点) ところで、上述のいずれの遅延線においてもコ
イル部分からのリード線を所定の端子やコンデン
サに接続するための複雑な配線が必要である。し
かも、この配線は自動化が困難なため、人手によ
り行われているのが現状である。このため、配線
ミスが生じ易く、しばしば断線等のトラブルが発
生してしまう。また、コイル部分とコンデンサと
は別体としてケース内に収納され、かつリード線
のためには短絡を防止するためにある程度の空間
が必要であることから、遅延線を小型化すること
は困難である。
(Problems with Background Art) By the way, in any of the above-mentioned delay lines, complicated wiring is required to connect the lead wire from the coil portion to a predetermined terminal or capacitor. Moreover, since this wiring is difficult to automate, it is currently done manually. Therefore, wiring errors are likely to occur, and troubles such as wire breakage often occur. Additionally, the coil and capacitor are housed separately in the case, and the lead wire requires a certain amount of space to prevent short circuits, making it difficult to downsize the delay line. be.

(考案の目的) 本考案の目的は、小型で複雑な配線が不要な集
中定数型電磁遅延線を提供することにある。
(Purpose of the invention) The purpose of the invention is to provide a lumped constant electromagnetic delay line that is compact and does not require complicated wiring.

(考案の概要) 本考案は、本体の幅方向外方に突出する複数の
突起間に本体を軸部として導線を巻回してコイル
部分を形成するとともに本体の少なくとも一側の
突起に設けたコイル・コンデンサ接続用導電部近
傍に設けたグランド導電部とにコイル部分の端末
及びチツプコンデンサを固定し、これによりコイ
ル及びコンデンサをリード線を用いることなく電
気的に接続し、かつこれらを本体に組み込んだこ
とを特徴とする。
(Summary of the invention) The present invention involves winding a conductive wire between a plurality of protrusions protruding outward in the width direction of the main body using the main body as a shaft to form a coil portion, and a coil provided on the protrusion on at least one side of the main body.・Fix the terminal of the coil part and the chip capacitor to the ground conductive part provided near the conductive part for capacitor connection, thereby electrically connecting the coil and capacitor without using lead wires, and incorporating them into the main body. It is characterized by

(考案の実施例) 以下、本考案の実施例を図面を参照して説明す
る。
(Embodiments of the invention) Hereinafter, embodiments of the invention will be described with reference to the drawings.

本考案に係る集中定数型電磁遅延線は、第2図
に示すように、誘電基板から成る本体4を備え
る。この本体4は、軸部4Aを有し、この軸部4
Aの長手方向に沿つた両側には、等間隔で幅方向
外方に突出する複数の突起5,5′が設けられて
いる。軸部4Aの一側(図中、下側)の複数の突
起5と他側(上側)の複数の突起5′基部間には、
軸部4Aを横断するコイル・コンデンサ接続用導
電部6が設けられている。また、軸部4Aの他側
の複数の突起5′の先端には、それぞれグランド
導電部7が設けられている。そして、軸部4Aの
端部に一体に形成されている平板部4Bには、L
字形のグランド端子用導電部8が設けられてい
る。尚、各導電部6,7,8は軸部4A等にプリ
ント配線により設けられる。
As shown in FIG. 2, the lumped constant electromagnetic delay line according to the present invention includes a main body 4 made of a dielectric substrate. This main body 4 has a shaft portion 4A, and this shaft portion 4
A plurality of protrusions 5, 5' protruding outward in the width direction are provided at equal intervals on both sides of A in the longitudinal direction. Between the bases of the plurality of protrusions 5 on one side (lower side in the figure) of the shaft portion 4A and the plurality of protrusions 5' on the other side (upper side),
A conductive portion 6 for connecting a coil and capacitor is provided that crosses the shaft portion 4A. In addition, a ground conductive portion 7 is provided at each tip of the plurality of protrusions 5' on the other side of the shaft portion 4A. The flat plate portion 4B integrally formed at the end of the shaft portion 4A has an L
A ground terminal conductive portion 8 shaped like a letter is provided. Incidentally, each of the conductive parts 6, 7, and 8 is provided on the shaft part 4A etc. by printed wiring.

前記本体4の軸部4Aには、第3図に示すよう
に、突起5,5′間にコイル部分9が巻きつけら
れている。これらのコイル部分9は、一本の被覆
電線を突起5,5′間に連続して巻きつけ、導電
部6を横切る電線部分をハンダ付けにより被覆層
を除去しつつ導電部6に固定することで、両端末
9a,9aが導電部6に固定されて電気的に接続
されているコイル部分として形成される。各導電
部6の他側の突起5′基部に位置する部分には、
チツプコンデンサ10の一方の電極(図示せず)
がハンダ付けにて固定され、これらチツプコンデ
ンサ10の他方の電極は他側の突起5′先端のグ
ランド導電部7にやはりハンダ付けにて固定され
ている。また、軸部4Aの一側の各突起5には外
部接続用端子としてのリード端子11が挾着さ
れ、これらリード端子は前記突起5の導電部6部
分にハンダ付けにより電気的に接続され、固着さ
れている。そして、各グランド導電部7相互はグ
ランド線12を介して電気的に接続され、グラン
ド線12はグランド端子用導電部8に接続され、
この導電部8にはグランド端子13がハンダ付け
にて固定されている。
As shown in FIG. 3, a coil portion 9 is wound around the shaft portion 4A of the main body 4 between the protrusions 5 and 5'. These coil parts 9 are made by continuously winding a single coated wire between the protrusions 5 and 5', and fixing the part of the wire that crosses the conductive part 6 to the conductive part 6 by removing the coating layer by soldering. Both terminals 9a, 9a are fixed to the conductive part 6 and formed as a coil part electrically connected. In the portion located at the base of the protrusion 5' on the other side of each conductive part 6,
One electrode of the chip capacitor 10 (not shown)
are fixed by soldering, and the other electrode of these chip capacitors 10 is also fixed by soldering to the ground conductive portion 7 at the tip of the protrusion 5' on the other side. In addition, lead terminals 11 as external connection terminals are clamped to each protrusion 5 on one side of the shaft portion 4A, and these lead terminals are electrically connected to the conductive portion 6 of the protrusion 5 by soldering. It is fixed. The ground conductive parts 7 are electrically connected to each other via a ground wire 12, and the ground wire 12 is connected to the ground terminal conductive part 8.
A ground terminal 13 is fixed to this conductive portion 8 by soldering.

従つて、コイル部分9、チツプコンデンサ10
及びリード端子11とグランド端子13とは、リ
ード線を全く用いずに相互に電気的に接続され
る。この結果、リード線の配線が不要になり、配
線ミスの生じる虞れが全くなくなる。また、リー
ド線の配線空間が不必要な上にコンデンサとコイ
ルとが本体に一体に組み込まれているので、遅延
線自体を小型化できる。更に、リード線の配線が
不要であること及び従来のようにコイル部分から
リード線を引き出して撚り合わせ、このリード線
をハンダメツキする手間が省けることから、遅延
線の組み立てが極めて容易になり、生産性が向上
する。
Therefore, the coil portion 9 and the chip capacitor 10
The lead terminal 11 and the ground terminal 13 are electrically connected to each other without using any lead wire. As a result, wiring of lead wires becomes unnecessary, and there is no possibility of wiring errors occurring. Moreover, since the wiring space for the lead wire is unnecessary and the capacitor and coil are integrated into the main body, the delay line itself can be made smaller. Furthermore, since there is no need to wire the lead wires, and there is no need to pull out the lead wires from the coil section, twist them together, and solder-plate the lead wires as in the conventional method, assembly of the delay line becomes extremely easy, and production is reduced. Improves sex.

ところで、本体4の軸部4aの長さ寸法を大き
くし、この軸部4aに多数の突起5,5′を設け
ると共に軸部4a及び突起5,5′にコイル・コ
ンデンサ接続用導電部6とグランド導電部7をプ
リント配線にて設け、更に上述したように多数の
コイル部分とチツプコンデンサを取り付けた場合
には多数の本考案遅延線を一度に作成することが
できる。即ち、本体4の軸部4aを所定の位置で
多数に分割するだけで、用途に合わせた所望の遅
延時間を有する多数の本考案遅延線が得られる。
このように、本考案の遅延線は一度に多数作成で
きる構造を有するので、リード線の配線が不要で
あること等とあいまつて量産化が図れる。また、
用途毎に分割位置を変えるだけで所定の遅延時間
を有する遅延線が得られることから、従来のよう
に用途毎に構造の異なる遅延線を作成する必要が
ない。従つて、特殊用途のために特別に少量の遅
延線を作成する場合に比べて遅延線一個毎の単価
が極めて安くなり、経済的である。
Incidentally, the length dimension of the shaft portion 4a of the main body 4 is increased, a large number of projections 5, 5' are provided on the shaft portion 4a, and a conductive portion 6 for connecting a coil/capacitor is provided on the shaft portion 4a and the projections 5, 5'. If the ground conductive portion 7 is provided by printed wiring and a large number of coil parts and chip capacitors are attached as described above, a large number of delay lines of the present invention can be created at once. That is, simply by dividing the shaft portion 4a of the main body 4 into a large number of parts at predetermined positions, a large number of delay lines of the present invention having a desired delay time according to the application can be obtained.
In this way, the delay line of the present invention has a structure that allows a large number of them to be produced at once, and this, combined with the fact that there is no need for lead wire wiring, facilitates mass production. Also,
Since a delay line having a predetermined delay time can be obtained by simply changing the dividing position for each application, there is no need to create delay lines with different structures for each application as in the past. Therefore, the unit cost for each delay line is extremely low compared to the case where a small number of delay lines are specially created for a special purpose, which is economical.

尚、本体4及び突起5,5′はセラミツク、耐
熱樹脂、絶縁性磁性体などの磁性材料から構成さ
れているが、非磁性材料から構成されている場合
には、第4図Aに示すように、磁性材料にて本体
4と同一形状に補助コア14を形成し、第4図B
に示すように、この補助コア14を本体4の裏面
に固着し、大きなインダクタンスを有する遅延線
を得ることが可能である。
The main body 4 and the protrusions 5, 5' are made of a magnetic material such as ceramic, heat-resistant resin, or insulating magnetic material, but if they are made of a non-magnetic material, they may be made of a non-magnetic material as shown in FIG. 4A. Then, an auxiliary core 14 is formed from a magnetic material in the same shape as the main body 4, and as shown in FIG.
As shown in FIG. 3, it is possible to fix this auxiliary core 14 to the back surface of the main body 4 to obtain a delay line having a large inductance.

第5図A及びBには第2図の実施例の変形例が
それぞれ示され、第5図Aでは、本体4の軸部4
Aの厚さがコイル・コンデンサ接続用導電部6の
位置する部分で大きくなつている。これによりコ
イル部分9を容易に整列巻きでき、又チツプコン
デンサ10の突出面と導電部6面とを一致させる
ことができる。また、第5図Bでは、グランド導
電部7相互を接続しているグランド線12が軸部
4A内を通つており、これによりグランド線12
を直接グランド端子13に接続できる。従つて、
平板部4Bは不要になる。
FIGS. 5A and 5B each show a modification of the embodiment shown in FIG.
The thickness of A is increased at the portion where the conductive portion 6 for connecting the coil and capacitor is located. Thereby, the coil portion 9 can be easily wound in an aligned manner, and the protruding surface of the chip capacitor 10 and the surface of the conductive portion 6 can be made to coincide with each other. In addition, in FIG. 5B, the ground wire 12 connecting the ground conductive parts 7 passes through the shaft part 4A, so that the ground wire 12
can be directly connected to the ground terminal 13. Therefore,
The flat plate portion 4B becomes unnecessary.

第6図A,Bには本考案の他の実施例が示され
ている。この実施例では、本体4の軸部4Aの中
央にその長手方向に沿つてグランド導電部7′が
設けられ、この導電部7′の一端は軸部4A一側
の一端に位置する突起5まで伸長している。一
方、コイル・コンデンサ接続用導電部6′は、そ
れぞれ軸部4A一側の各突起5の両面に設けら
れ、本体4の裏面で、第6図Bに示すように、軸
部4Aを横断して伸長している。コイル部分9の
端末は、本体4の裏面(第6図B)で、導電部
6′にハンダ付けにて接続され、リード端子11
は一側の各突起5に挾着されてハンダ付けにより
固定される。従つて、前記各突起5の両面に設け
られた導電部6′部分はリード端子11により導
通する。
Another embodiment of the invention is shown in FIGS. 6A and 6B. In this embodiment, a ground conductive part 7' is provided at the center of the shaft part 4A of the main body 4 along its longitudinal direction, and one end of this conductive part 7' extends up to a protrusion 5 located at one end of the shaft part 4A. It is growing. On the other hand, the conductive parts 6' for connecting the coil and capacitor are provided on both sides of each protrusion 5 on one side of the shaft 4A, and extend across the shaft 4A on the back surface of the main body 4, as shown in FIG. 6B. It is growing. The terminal of the coil portion 9 is connected to the conductive part 6' by soldering on the back surface of the main body 4 (FIG. 6B), and is connected to the lead terminal 11.
is clamped to each protrusion 5 on one side and fixed by soldering. Therefore, the conductive portions 6' provided on both sides of each projection 5 are electrically connected through the lead terminals 11.

第7図A,Bにはπ型回路を構成して中間信号
取出し端子を有しない遅延線の本体4が示されて
いる。第7図Aは2段3端子の遅延線、第7図B
は5段6端子の遅延線のそれぞれ本体を示してお
り、グランド導電部7′は軸部4Aにその長手方
向に沿つて設けられ、両端が軸部4Aの一側(上
側)の両端の突起5,5まで延び、又その中央部
が軸部4Aの他側(下側)の突起5′まで延びて
いる。軸部4Aの一側の中間に位置する突起5の
先端にはコイル部分の端末が巻き掛けられ、かつ
固着される凹所5aが設けられ、又これらの突起
にはコイル・コンデンサ接続用導電部6′が設け
られている。チツプコンデンサ10は導電部6′
とグランド導電部7′とに跨がつてハンダ付けに
て固定され、コイル部分9は突起5,5′間に巻
きつけられてその端末が凹所aにハンダ付けにて
固定され導電部6′に電気的に接続される。尚、
軸部4aの他側の突起5′にはリード端子が取り
付けられる。
7A and 7B show the main body 4 of the delay line which constitutes a π-type circuit and has no intermediate signal output terminal. Figure 7A is a 2-stage 3-terminal delay line, Figure 7B
shows the main body of a delay line with five stages and six terminals, and the ground conductive part 7' is provided along the longitudinal direction of the shaft part 4A, and both ends are connected to the protrusions at both ends of one side (upper side) of the shaft part 4A. 5, 5, and its central portion extends to the protrusion 5' on the other side (lower side) of the shaft portion 4A. A recess 5a is provided at the tip of the protrusion 5 located in the middle of one side of the shaft portion 4A, and a recess 5a is provided in which the end of the coil portion is wound and fixed, and a conductive portion for connecting the coil and capacitor is provided in these protrusions. 6' is provided. The chip capacitor 10 has a conductive part 6'
The coil part 9 is wound between the protrusions 5 and 5' and its end is fixed in the recess a by soldering, and the coil part 9 is fixed by soldering across the conductive part 7' and the ground conductive part 6'. electrically connected to. still,
A lead terminal is attached to the protrusion 5' on the other side of the shaft portion 4a.

第8図A,BにはT型回路を構成する中間信号
取出し端子を有しない遅延線の本体4が示され、
軸部4Aの両端で、一側の突起5から他側の突起
5′までの全面にコイルの入力端末と出力端末を
ハンダ付けするための導電部15が設けられてい
る。その他は第7図A若しくはBと同一構成を有
している。なお、グランド端子13およびリード
端子11を第3図の左方へ延出させる縦型のもの
は、グランド端子用導電部を挾くして、そこへコ
イル、コンデンサ接続用導電部を延長し、端子を
取付けるようにしてもよい。
8A and 8B show the main body 4 of the delay line that does not have an intermediate signal output terminal and constitutes a T-type circuit,
At both ends of the shaft portion 4A, a conductive portion 15 for soldering the input terminal and output terminal of the coil is provided on the entire surface from the protrusion 5 on one side to the protrusion 5' on the other side. The rest has the same configuration as FIG. 7A or B. In addition, in the case of the vertical type in which the ground terminal 13 and lead terminal 11 extend to the left in FIG. You may also install it.

(考案の効果) 本考案によれば、本体の幅方向外方に両側から
突出する複数の突起間にコイル部分を巻きつけ、
少なくとも本体の一側に位置する突起に設けたコ
イル・コンデンサ接続用導電部にコイル部分の端
末を固定すると共にチツプコンデンサの一方の電
極を固定し、本体の前記導電部近傍に設けたグラ
ンド導電部にチツプコンデンサの他方の電極を固
定し、かつ本体の両側のいずれかの突起にリード
端子を取り付けて両導電部のいずれかに電気的に
接続させたことで、リード線を全く用いることな
くコイル部分、チツプコンデンサ及びリード端子
を相互に電気的に接続できる。従つて、複雑な配
線を行う必要がなく、またリード線の配線空間が
不要になる上にコイルとコンデンサとが本体に一
体に組み込まれているので、短絡、断線の無い信
頼性を有する小型の電磁遅延線を得ることができ
る。また、リード線の配線が不要で、かつ一本の
電線を本体に巻きつけてコイル・コンデンサ接続
用導電部にその横切る電線部分をハンダ付けする
だけでコイル部分の端末をチツプコンデンサ等に
電気的に接続できる構造を有するので、組み立て
作業が簡単かつ短時間で済み、しかも本体の長さ
寸法を大きくするだけで多数の遅延線を一度に作
成できる構造を有するので、組み立て作業の容易
性とあいまつて量産化に適した安価な電磁遅延線
を提供することができる。
(Effects of the invention) According to the invention, the coil portion is wound between a plurality of protrusions that protrude outward from both sides in the width direction of the main body,
The terminal of the coil portion is fixed to a conductive part for coil/capacitor connection provided on a protrusion located at least on one side of the main body, and one electrode of the chip capacitor is fixed, and a ground conductive part is provided near the conductive part of the main body. By fixing the other electrode of the chip capacitor to the main body, and attaching a lead terminal to either protrusion on either side of the main body and electrically connecting it to either of the two conductive parts, it is possible to create a coil without using any lead wires. parts, chip capacitors and lead terminals can be electrically connected to each other. Therefore, there is no need for complicated wiring, no wiring space is required for lead wires, and the coil and capacitor are integrated into the main body, so it is a small and reliable product with no short circuits or disconnections. An electromagnetic delay line can be obtained. In addition, there is no need to wire lead wires, and simply by wrapping a single wire around the main body and soldering the wire that crosses it to the conductive part for connecting the coil and capacitor, the terminal of the coil part can be electrically connected to a chip capacitor, etc. Because it has a structure that can be connected to the main body, the assembly work is easy and quick. Furthermore, it has a structure that allows multiple delay lines to be created at once by simply increasing the length of the main body, making assembly work easy and easy. Therefore, it is possible to provide an inexpensive electromagnetic delay line suitable for mass production.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来の電磁遅延線の斜視図、第2図は
本考案に係る電磁遅延線の本体の正面図、第3図
は本考案に係る電磁遅延線の正面図、第4図A,
Bは補助コアの正面図と補助コアを第3図の電磁
遅延線に固着して示す側面図、第5図A,Bは第
3図の電磁遅延線の変形例をそれぞれ示す断面
図、第6図A,Bは本考案の他の実施例に係る本
体の正面図と背面図、第7図A,Bは本考案のπ
型回路構成の電磁遅延線の本体をそれぞれ示す正
面図、第8図A,Bは本考案のT型回路構成の電
磁遅延線の本体をそれぞれ示す正面図である。 4……本体、4A……軸部、5,5′……突起、
6,6′……コイル・コンデンサ接続用導電部、
7,7′……グランド導電部、9……コイル部分、
9a……端末、10……チツプコンデンサ、11
……リード端子。
Fig. 1 is a perspective view of a conventional electromagnetic delay line, Fig. 2 is a front view of the main body of the electromagnetic delay line according to the present invention, Fig. 3 is a front view of the electromagnetic delay line according to the present invention, Fig. 4A,
B is a front view of the auxiliary core and a side view showing the auxiliary core fixed to the electromagnetic delay line in FIG. 3; FIGS. Figures 6A and B are front and rear views of the main body according to another embodiment of the present invention, and Figures 7A and B are π of the present invention.
FIGS. 8A and 8B are front views respectively showing the main body of an electromagnetic delay line having a T-type circuit configuration according to the present invention. 4...Body, 4A...Shaft, 5, 5'...Protrusion,
6, 6'...Conductive part for coil/capacitor connection,
7, 7'...Ground conductive part, 9...Coil part,
9a...terminal, 10...chip capacitor, 11
...Lead terminal.

Claims (1)

【実用新案登録請求の範囲】 (1) 軸部の長手方向に沿つて等間隔で幅方向外方
に突出する複数の突起を有し、前記軸部の一側
の複数の突起と他側の複数の突起基部間には、
軸部を横断するコイル・コンデンサ接続用導電
部を備え、前記軸部の他側の複数の突起の先端
には、それぞれグランド導電部が設けられてい
る誘電基板からなる本体と、前記本体の軸部の
各突起間に巻きつけられ、それぞれの端末が近
接するコイル・コンデンサ接続用導電部にそれ
ぞれ電気的に接続されているコイル部分と、前
記本体の他側の各突起基部と各グランド導電部
間に配されたチツプコンデンサと、前記本体の
一側の各突起にそれぞれ電気的に接続されるリ
ード端子と、前記本体の各グランド導電部相互
を電気的に接続する導電体と、この導電体に接
続されたグランド端子とを有することを特徴と
する集中定数型電磁遅延線。 (2) 前記両導電部は前記本体にプリント配線にて
設けられていることを特徴とする実用新案登録
請求の範囲第(1)項に記載の集中定数型電磁遅延
線。 (3) 前記グランド導電部は前記本体にその長手方
向に沿つて設けられ、前記コイル・コンデンサ
接続用導電部は前記本体の一側の突起の両面に
設けられて前記本体の裏面側で伸長し、該本体
の裏面で前記コイル部分の端末が固定され電気
的に接続されていることを特徴とする実用新案
登録請求の範囲第(1)項に記載の集中定数型電磁
遅延線。
[Claims for Utility Model Registration] (1) The shaft has a plurality of protrusions that protrude outward in the width direction at equal intervals along the longitudinal direction, and the shaft has a plurality of protrusions on one side and a plurality of protrusions on the other side. Between the bases of multiple protrusions,
A main body comprising a dielectric substrate including a conductive part for connecting a coil and a capacitor that crosses the shaft part, and a ground conductive part provided at the tips of a plurality of protrusions on the other side of the shaft part, and a shaft of the main body. a coil part that is wound between each protrusion of the main body, and each end of which is electrically connected to an adjacent conductive part for connecting a coil/capacitor, and a base of each protrusion on the other side of the main body and each ground conductive part; A chip capacitor disposed between, a lead terminal electrically connected to each protrusion on one side of the main body, a conductor electrically connecting each ground conductive part of the main body, and this conductor. A lumped constant electromagnetic delay line characterized in that it has a ground terminal connected to. (2) The lumped constant electromagnetic delay line according to claim (1), wherein both the conductive parts are provided on the main body by printed wiring. (3) The ground conductive part is provided on the main body along its longitudinal direction, and the conductive part for connecting the coil/capacitor is provided on both sides of a protrusion on one side of the main body and extends on the back side of the main body. The lumped constant electromagnetic delay line according to claim (1), wherein the end of the coil portion is fixed and electrically connected to the back surface of the main body.
JP19463882U 1982-12-22 1982-12-22 Lumped electromagnetic delay line Granted JPS5999525U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19463882U JPS5999525U (en) 1982-12-22 1982-12-22 Lumped electromagnetic delay line

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19463882U JPS5999525U (en) 1982-12-22 1982-12-22 Lumped electromagnetic delay line

Publications (2)

Publication Number Publication Date
JPS5999525U JPS5999525U (en) 1984-07-05
JPH0134433Y2 true JPH0134433Y2 (en) 1989-10-19

Family

ID=30418298

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19463882U Granted JPS5999525U (en) 1982-12-22 1982-12-22 Lumped electromagnetic delay line

Country Status (1)

Country Link
JP (1) JPS5999525U (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5434529U (en) * 1977-08-11 1979-03-07

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5434529U (en) * 1977-08-11 1979-03-07

Also Published As

Publication number Publication date
JPS5999525U (en) 1984-07-05

Similar Documents

Publication Publication Date Title
JP2770278B2 (en) Noise filter and method of manufacturing the same
JPH0134433Y2 (en)
JPH05291865A (en) Lc filter
JPH0246098Y2 (en)
JPS5915460Y2 (en) high frequency transformer
JPH0513236A (en) Coil-mounted electronic component board and its manufacture
JPH0449764B2 (en)
JP3066702U (en) Chip type noise filter
JPH0411382Y2 (en)
JPH0113376Y2 (en)
JPH066613Y2 (en) Chip type LC filter
JPS5919429Y2 (en) LC composite parts
JPH07240320A (en) Composite parts
JPH01236711A (en) Line filter
JPH048927B2 (en)
JPH0354432Y2 (en)
KR910006954B1 (en) Picture information processor manufacture of composite parts
JPH0438574Y2 (en)
JPH0510413Y2 (en)
JPH0447967Y2 (en)
JPH0532996Y2 (en)
JPH0438575Y2 (en)
JP2815003B2 (en) Hybrid integrated circuit device
JP2964996B2 (en) Hybrid integrated circuit device
JPH0723930Y2 (en) Multiple inductance element