JPH0132669B2 - - Google Patents
Info
- Publication number
- JPH0132669B2 JPH0132669B2 JP56189078A JP18907881A JPH0132669B2 JP H0132669 B2 JPH0132669 B2 JP H0132669B2 JP 56189078 A JP56189078 A JP 56189078A JP 18907881 A JP18907881 A JP 18907881A JP H0132669 B2 JPH0132669 B2 JP H0132669B2
- Authority
- JP
- Japan
- Prior art keywords
- epitaxial layer
- conductivity type
- oxide film
- silicon oxide
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000012535 impurity Substances 0.000 claims description 17
- 239000000758 substrate Substances 0.000 claims description 11
- 238000004519 manufacturing process Methods 0.000 claims description 10
- 238000000034 method Methods 0.000 claims description 10
- 239000004065 semiconductor Substances 0.000 claims description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 22
- 229910052814 silicon oxide Inorganic materials 0.000 description 22
- 238000005468 ion implantation Methods 0.000 description 8
- 238000009792 diffusion process Methods 0.000 description 7
- 230000015572 biosynthetic process Effects 0.000 description 5
- 229910052796 boron Inorganic materials 0.000 description 5
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 229910052785 arsenic Inorganic materials 0.000 description 2
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- -1 boron ions Chemical class 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000001451 molecular beam epitaxy Methods 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 150000003376 silicon Chemical class 0.000 description 1
- 239000012808 vapor phase Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Bipolar Transistors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18907881A JPS5891673A (ja) | 1981-11-27 | 1981-11-27 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18907881A JPS5891673A (ja) | 1981-11-27 | 1981-11-27 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5891673A JPS5891673A (ja) | 1983-05-31 |
JPH0132669B2 true JPH0132669B2 (US06633600-20031014-M00021.png) | 1989-07-10 |
Family
ID=16234934
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18907881A Granted JPS5891673A (ja) | 1981-11-27 | 1981-11-27 | 半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5891673A (US06633600-20031014-M00021.png) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58222570A (ja) * | 1982-06-18 | 1983-12-24 | Nec Home Electronics Ltd | トランジスタ |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50130374A (US06633600-20031014-M00021.png) * | 1974-03-30 | 1975-10-15 |
-
1981
- 1981-11-27 JP JP18907881A patent/JPS5891673A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS50130374A (US06633600-20031014-M00021.png) * | 1974-03-30 | 1975-10-15 |
Also Published As
Publication number | Publication date |
---|---|
JPS5891673A (ja) | 1983-05-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4060427A (en) | Method of forming an integrated circuit region through the combination of ion implantation and diffusion steps | |
JPH05347383A (ja) | 集積回路の製法 | |
US4408387A (en) | Method for producing a bipolar transistor utilizing an oxidized semiconductor masking layer in conjunction with an anti-oxidation mask | |
US4191595A (en) | Method of manufacturing PN junctions in a semiconductor region to reach an isolation layer without exposing the semiconductor region surface | |
US4025364A (en) | Process for simultaneously fabricating epitaxial resistors, base resistors, and vertical transistor bases | |
JPS62290173A (ja) | 半導体集積回路装置の製造方法 | |
US4968635A (en) | Method of forming emitter of a bipolar transistor in monocrystallized film | |
JPH0132669B2 (US06633600-20031014-M00021.png) | ||
JPS6220711B2 (US06633600-20031014-M00021.png) | ||
JP2890509B2 (ja) | 半導体装置の製造方法 | |
JPH1140573A (ja) | 半導体装置の製造方法 | |
JPH0245331B2 (ja) | Handotaisochinoseizohoho | |
JPS6122866B2 (US06633600-20031014-M00021.png) | ||
JP2546650B2 (ja) | バイポ−ラトランジスタの製造法 | |
JP2576664B2 (ja) | Npnトランジスタの製造方法 | |
JPS63211755A (ja) | 半導体装置の製造方法 | |
JP3041886B2 (ja) | 半導体装置の製造方法 | |
JP2943280B2 (ja) | 半導体装置の製造方法 | |
JPS5966168A (ja) | 半導体装置の製法 | |
JPH04152531A (ja) | 半導体装置の製造方法 | |
JPH0744183B2 (ja) | 半導体装置の製造方法 | |
JPH0621077A (ja) | 半導体装置およびその製造方法 | |
JPH0567623A (ja) | 半導体装置の製造方法 | |
JPH0548937B2 (US06633600-20031014-M00021.png) | ||
JPS60235464A (ja) | 半導体装置の製造方法 |