JPH0132531B2 - - Google Patents

Info

Publication number
JPH0132531B2
JPH0132531B2 JP57133216A JP13321682A JPH0132531B2 JP H0132531 B2 JPH0132531 B2 JP H0132531B2 JP 57133216 A JP57133216 A JP 57133216A JP 13321682 A JP13321682 A JP 13321682A JP H0132531 B2 JPH0132531 B2 JP H0132531B2
Authority
JP
Japan
Prior art keywords
clock
clock distribution
load
cells
flip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57133216A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5924324A (ja
Inventor
Kunihiro Koyabu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP57133216A priority Critical patent/JPS5924324A/ja
Publication of JPS5924324A publication Critical patent/JPS5924324A/ja
Publication of JPH0132531B2 publication Critical patent/JPH0132531B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP57133216A 1982-07-30 1982-07-30 集積回路装置 Granted JPS5924324A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57133216A JPS5924324A (ja) 1982-07-30 1982-07-30 集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57133216A JPS5924324A (ja) 1982-07-30 1982-07-30 集積回路装置

Publications (2)

Publication Number Publication Date
JPS5924324A JPS5924324A (ja) 1984-02-08
JPH0132531B2 true JPH0132531B2 (enrdf_load_stackoverflow) 1989-07-05

Family

ID=15099436

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57133216A Granted JPS5924324A (ja) 1982-07-30 1982-07-30 集積回路装置

Country Status (1)

Country Link
JP (1) JPS5924324A (enrdf_load_stackoverflow)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6076717U (ja) * 1983-10-26 1985-05-29 川崎重工業株式会社 サイクロン式石炭燃焼装置
JPS61144328U (enrdf_load_stackoverflow) * 1985-02-26 1986-09-05
JPH0229991A (ja) * 1988-07-18 1990-01-31 Mitsubishi Electric Corp 半導体集積回路
US5077676A (en) * 1990-03-30 1991-12-31 International Business Machines Corporation Reducing clock skew in large-scale integrated circuits
JPH0482531U (enrdf_load_stackoverflow) * 1990-11-21 1992-07-17
JP4822871B2 (ja) * 2006-02-27 2011-11-24 旭化成ケミカルズ株式会社 プリーツエレメント

Also Published As

Publication number Publication date
JPS5924324A (ja) 1984-02-08

Similar Documents

Publication Publication Date Title
US5508648A (en) Differential latch circuit
US6707726B2 (en) Register without restriction of number of mounted memory devices and memory module having the same
US4929854A (en) Clock circuit having a clocked output buffer
JPH1063368A (ja) 大規模集積回路
US20050110522A1 (en) Multistage dynamic domino circuit with internally generated delay reset clock
JP3114215B2 (ja) クロック周波２逓倍器
US9372499B2 (en) Low insertion delay clock doubler and integrated circuit clock distribution system using same
US5767718A (en) High speed conditional synchronous one shot circuit
JPH0132531B2 (enrdf_load_stackoverflow)
US5939919A (en) Clock signal distribution method for reducing active power dissipation
JPH01246845A (ja) 集積回路
JPH01246847A (ja) 集積回路
US5668982A (en) System and method for using a half-clock module to implement computer timing control circuitry
KR20050099714A (ko) 고집적 저전력 글리치리스 클럭 선택회로 및 이를구비하는 디지털 프로세싱 시스템
JPH0548399A (ja) 半導体装置
US6388277B1 (en) Auto placement and routing device and semiconductor integrated circuit
KR102855219B1 (ko) 반도체 회로
JP3104746B2 (ja) クロックツリーレイアウト装置
JP3533124B2 (ja) 演算処理チップおよび演算処理チップにおける消費電力制御方法
KR0166167B1 (ko) 스큐 프리 클럭 신호 발생 회로
JP3340774B2 (ja) 半導体集積回路
JPH0411046B2 (enrdf_load_stackoverflow)
KR0174500B1 (ko) 반도체 칩의 클럭 제어회로
JP3259304B2 (ja) マイクロプロセッサ
JPH0731628Y2 (ja) パルス発生回路