JPH01282926A - Phase locked oscillator - Google Patents
Phase locked oscillatorInfo
- Publication number
- JPH01282926A JPH01282926A JP63110470A JP11047088A JPH01282926A JP H01282926 A JPH01282926 A JP H01282926A JP 63110470 A JP63110470 A JP 63110470A JP 11047088 A JP11047088 A JP 11047088A JP H01282926 A JPH01282926 A JP H01282926A
- Authority
- JP
- Japan
- Prior art keywords
- oscillator
- phase
- multiplier
- voltage controlled
- loop filter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000001360 synchronised effect Effects 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 6
- 230000010355 oscillation Effects 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000006866 deterioration Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
Abstract
Description
【発明の詳細な説明】
(産業上の利用分野)
本発明は、HF帯からマイクロ波帯の位相同期発振器に
関し、特に雑音特性の優れた位相同期発振器に係るもの
である。DETAILED DESCRIPTION OF THE INVENTION (Field of Industrial Application) The present invention relates to a phase-locked oscillator from the HF band to the microwave band, and particularly to a phase-locked oscillator with excellent noise characteristics.
(従来の技術)
第2図は従来の位相同期発振器の構成を示すブロック図
である1図において1は水晶振動子を用いた基準周波数
を発生する基準発振器、2はこの基準発振器の基準周波
数を逓倍する逓倍器、3は前記逓倍器2の出力と、前記
基準発振器1の出力周波数より高い周波数を発振する電
圧制御発振器5の出力の位相(周波数)を比較し1位相
差信号を出力する位相比較器、4はこの位相比較器3の
出力を積分して直流信号を出力するループフィルタ、電
圧制御発振器5はこのループフィルタ4の直流電圧で発
振周波数が制御され、出力端子6へ発振出力を出力する
。(Prior art) Fig. 2 is a block diagram showing the configuration of a conventional phase-locked oscillator. A multiplier 3 that multiplies the output of the multiplier 2 and a phase (frequency) of the output of the voltage controlled oscillator 5 that oscillates at a higher frequency than the output frequency of the reference oscillator 1 and outputs a 1 phase difference signal. A comparator 4 is a loop filter that integrates the output of this phase comparator 3 and outputs a DC signal, and a voltage controlled oscillator 5 has an oscillation frequency controlled by the DC voltage of this loop filter 4 and outputs an oscillation output to an output terminal 6. Output.
これは、基準発振器1の出力周波数を逓倍した比較基準
周波数と、電圧制御発振器5からの出力周波数との帰還
信号間の位相差に比例した出力を位相比較器3から出力
する。この位相比較出力の高調波成分をループフィルタ
4で除去し、直流制御信号(電圧)を電圧制御発振器5
に加える。この制御方向は常に位相差をなくし、同位相
を維持するように働き、第2図に示すように発振周波数
f0を安定させて雑音特性(CN比)を改善している。In this case, the phase comparator 3 outputs an output proportional to the phase difference between the comparison reference frequency obtained by multiplying the output frequency of the reference oscillator 1 and the feedback signal of the output frequency from the voltage controlled oscillator 5. The harmonic components of this phase comparison output are removed by a loop filter 4, and the DC control signal (voltage) is sent to a voltage controlled oscillator 5.
Add to. This control direction always works to eliminate the phase difference and maintain the same phase, and as shown in FIG. 2, stabilizes the oscillation frequency f0 and improves the noise characteristics (CN ratio).
第2図は電圧制御発振器5の雑音特性が曲線7で示すよ
うな場合、他の回路部分の雑音特性を合せると位相同期
発振器の雑音特性は曲線8で示すような雑音特性を有し
ている。Figure 2 shows that when the voltage controlled oscillator 5 has noise characteristics as shown by curve 7, when the noise characteristics of other circuit parts are combined, the phase-locked oscillator has noise characteristics as shown by curve 8. .
(発明が解決しようとする課題)
第2図に示す位相同期発振器の構成において、雑音特性
に影響する要因として、発振器の負荷Q。(Problems to be Solved by the Invention) In the configuration of the phase-locked oscillator shown in FIG. 2, the load Q of the oscillator is a factor that affects the noise characteristics.
逓倍器2.ループフィルタ4および電圧制御発振器5の
各電源の品質、ならびにループフィルタ4の設計の3つ
が関係する。ここで、電源の品質に関して検討すると、
電源のリップル等の雑音によって雑音特性が劣化する。Multiplier 2. Three things are relevant: the quality of the power supplies for the loop filter 4 and the voltage controlled oscillator 5, and the design of the loop filter 4. Now, when considering the quality of the power supply,
Noise characteristics deteriorate due to noise such as power supply ripple.
従来、この対策として例えば第4図に示すように、逓倍
器2.ループフィルタ4および電圧制御発振器5の各電
源入力端子13.14.15側に大容量コンデンサCと
コイルLとからなるLCフィルタ10、11.12を設
けていた。しかし、このLCフィルタは大形であり、経
時変化によるコンデンサの容量変化にともない信頼性が
低下するという欠点があった。Conventionally, as a countermeasure against this problem, for example, as shown in FIG. 4, a multiplier 2. LC filters 10, 11, 12 each comprising a large capacity capacitor C and a coil L were provided on the respective power input terminals 13, 14, 15 of the loop filter 4 and voltage controlled oscillator 5. However, this LC filter is large in size and has the disadvantage that reliability deteriorates as the capacitance of the capacitor changes over time.
本発明はこのような課題を解決するもので、特に電源に
発生する雑音を小さくして安定な三端子レギュレータに
より除去し、雑音特性の優れた位相同期発振器をうるこ
とを目的とするものである。The present invention is intended to solve these problems, and in particular aims to reduce the noise generated in the power supply and eliminate it using a stable three-terminal regulator, thereby providing a phase-locked oscillator with excellent noise characteristics. .
(課題を解決するための手段)
本発明は、上記目的を達成するため、基準周波数を発生
する基準発振器と、この基準発振器の基準周波数を逓倍
する逓倍器と、この逓倍器の出力周波数と前記基準発振
器の基準周波数より高い周波数を発振する電圧制御発振
器の出力周波数との位相を比較し位相差信号を出力する
位相差比較器と、この位相差比較器の出力信号の高調波
成分を除去するループフィルタと、前記電圧制御発振器
とでなる位相同期発振器において、前記逓倍器、ループ
フィルタおよび電圧制御発振器の各電源に三端子レギュ
レータを挿入し接続したことを特徴とするものである。(Means for Solving the Problems) In order to achieve the above object, the present invention provides a reference oscillator that generates a reference frequency, a multiplier that multiplies the reference frequency of this reference oscillator, and an output frequency of this multiplier and a A phase difference comparator that compares the phase with the output frequency of a voltage controlled oscillator that oscillates at a higher frequency than the reference frequency of the reference oscillator and outputs a phase difference signal, and removes harmonic components from the output signal of this phase difference comparator. A phase synchronized oscillator comprising a loop filter and the voltage controlled oscillator is characterized in that a three-terminal regulator is inserted and connected to each power source of the multiplier, the loop filter, and the voltage controlled oscillator.
(作 用)
本発明は上記した構成により、逓倍器、ループフィルタ
および電圧制御発振器の各電源からの雑音を除去し全体
として位相同期発振器の雑音特性を改善するとともに、
小形化、集積化、コストダウンおよび信頼性の向上をは
かることができる。(Function) With the above configuration, the present invention removes noise from each power source of the multiplier, loop filter, and voltage controlled oscillator, and improves the noise characteristics of the phase synchronized oscillator as a whole.
It is possible to achieve miniaturization, integration, cost reduction, and improvement in reliability.
(実施例)
第1図は本発明の一実施例の構成を示すブロック図であ
り、第4図と同一数字記号は同じものを示す。図に示す
ように逓倍器2、ループフィルタ4および電圧制御発振
器5の各電源入力端子13゜14、15に小形の三端子
レギュレータ16.17.18を夫々接続した構成であ
る。即ち三端子の1つは電源入力端子へ、1つは各回路
の入力端子へ接続され、1つは接地される。(Embodiment) FIG. 1 is a block diagram showing the configuration of an embodiment of the present invention, and the same numbers and symbols as in FIG. 4 indicate the same things. As shown in the figure, the configuration is such that small three-terminal regulators 16, 17, and 18 are connected to power input terminals 13, 14, and 15 of the multiplier 2, loop filter 4, and voltage-controlled oscillator 5, respectively. That is, one of the three terminals is connected to the power input terminal, one is connected to the input terminal of each circuit, and one is grounded.
このように小形の三端子レギュレータを各電源入力部と
各供給電源との間に接続することによって、低雑音化し
た電源を供給することができ、第3図の曲線9に示すよ
うな位相同期発振器の雑音特性が得られ、従来(曲線8
)に比べ著しく改善された。By connecting a small three-terminal regulator between each power input section and each power supply, it is possible to supply power with low noise, and achieve phase synchronization as shown in curve 9 in Figure 3. The noise characteristics of the oscillator can be obtained, and the conventional (curve 8)
) was significantly improved compared to
(発明の効果)
以上のように本発明によれば、電源と各部電源入力部の
間に三端子レギュレータを設けることにより、電源の雑
音による発振器の雑音特性の劣化を簡単な回路で除去す
ることができるという効果を持つものである。(Effects of the Invention) As described above, according to the present invention, by providing a three-terminal regulator between the power supply and the power input section of each part, deterioration of the noise characteristics of the oscillator due to power supply noise can be removed with a simple circuit. This has the effect of being able to.
また、電源雑音除去用の大容量コンデンサの削減によっ
て、小型化ができ、またコンデンサの容量変化の問題も
なく長期的信頼性も向上し、集積回路化の実現という効
果を持つものである。Furthermore, by reducing the large capacitance capacitor used to remove power supply noise, the device can be made smaller, and there is no problem of capacitance change, which improves long-term reliability. This has the effect of realizing integrated circuits.
第1図は本発明の一実施例の構成を示すブロック図、第
2図および第4図は従来の位相同期発振器の構成を示す
ブロック図、第3図は本発明と従来の位相同期発振器の
雑音特性図である。
1 ・・・基準発振器、2・・・逓倍器、3・・・位相
比較器、4 ・・・ループフィルタ、5 ・・・電圧制
御発振器、6・・・発振出力端子、13.14.15・
・・電源入力端子。
16、17.18・・・三端子レギュレータ。FIG. 1 is a block diagram showing the configuration of an embodiment of the present invention, FIGS. 2 and 4 are block diagrams showing the configuration of a conventional phase-locked oscillator, and FIG. 3 is a block diagram showing the configuration of a conventional phase-locked oscillator. It is a noise characteristic diagram. 1... Reference oscillator, 2... Multiplier, 3... Phase comparator, 4... Loop filter, 5... Voltage controlled oscillator, 6... Oscillation output terminal, 13.14.15・
...Power input terminal. 16, 17.18... Three terminal regulator.
Claims (1)
基準周波数を逓倍する逓倍器と、この逓倍器の出力周波
数と前記基準発振器の基準周波数より高い周波数を発振
する電圧制御発振器の出力周波数との位相を比較し位相
差信号を出力する位相差比較器と、この位相差比較器の
出力信号の高調波成分を除去するループフィルタと、前
記電圧制御発振器とでなる位相同期発振器において、前
記逓倍器、ループフィルタおよび電圧制御発振器の各電
源に三端子レギュレータを挿入し接続したことを特徴と
する位相同期発振器。A reference oscillator that generates a reference frequency, a multiplier that multiplies the reference frequency of this reference oscillator, and a phase between the output frequency of this multiplier and the output frequency of a voltage controlled oscillator that oscillates a frequency higher than the reference frequency of the reference oscillator. In the phase synchronized oscillator, the phase synchronized oscillator is composed of a phase difference comparator that compares and outputs a phase difference signal, a loop filter that removes harmonic components of the output signal of the phase difference comparator, and the voltage controlled oscillator, the multiplier; A phase synchronized oscillator characterized in that a three-terminal regulator is inserted and connected to each power supply of a loop filter and a voltage controlled oscillator.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63110470A JPH01282926A (en) | 1988-05-09 | 1988-05-09 | Phase locked oscillator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63110470A JPH01282926A (en) | 1988-05-09 | 1988-05-09 | Phase locked oscillator |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH01282926A true JPH01282926A (en) | 1989-11-14 |
Family
ID=14536521
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63110470A Pending JPH01282926A (en) | 1988-05-09 | 1988-05-09 | Phase locked oscillator |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH01282926A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03273710A (en) * | 1990-03-22 | 1991-12-04 | Nec Corp | Semiconductor device |
US6150879A (en) * | 1997-09-22 | 2000-11-21 | Nec Corporation | Semiconductor apparatus for use in low voltage power supply |
JP2008085414A (en) * | 2006-09-26 | 2008-04-10 | Ricoh Co Ltd | Real-time clock device, and semiconductor device and electronic device using the real-time clock device |
-
1988
- 1988-05-09 JP JP63110470A patent/JPH01282926A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03273710A (en) * | 1990-03-22 | 1991-12-04 | Nec Corp | Semiconductor device |
US6150879A (en) * | 1997-09-22 | 2000-11-21 | Nec Corporation | Semiconductor apparatus for use in low voltage power supply |
JP2008085414A (en) * | 2006-09-26 | 2008-04-10 | Ricoh Co Ltd | Real-time clock device, and semiconductor device and electronic device using the real-time clock device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5600279A (en) | VCO having adjustment for fluctuations in relation between control voltage and output frequency | |
JPH0537364A (en) | Phase locked loop | |
JPH01282926A (en) | Phase locked oscillator | |
JP2005109608A (en) | Pll frequency synthesizer | |
US5365202A (en) | PLL frequency synthesizer using plural phase comparisons | |
JPH06121778A (en) | Witching frequency generator | |
KR19980026771A (en) | Rapid-synchronous phase-locked loop circuit | |
JP2924296B2 (en) | Internal clock generation circuit | |
JP2001230670A (en) | Pll oscillation circuit | |
JPH0653743A (en) | Injection synchronization type multiple oscillator | |
JPS63128816A (en) | Pll circuit | |
JPH08139525A (en) | Voltage-controlled saw oscillator | |
SU1594507A1 (en) | Stabilized d.c.voltage converter | |
JPH07193454A (en) | Bandpass filter | |
JPH04220813A (en) | Frequency synthesizer | |
JPS5846586Y2 (en) | Circuit with phase locked loop | |
JPH0783214B2 (en) | High frequency oscillator | |
JPH0865152A (en) | Phase locked loop circuit | |
JPS63164619A (en) | Phase locked loop circuit | |
US8461887B2 (en) | Integrated circuit | |
JPH04200015A (en) | Phase locked loop | |
JPH0468819A (en) | Pll frequency synthesizer | |
JPH08154029A (en) | Resonance circuit | |
JPS62286319A (en) | Phase lucked loop circuit | |
JPH01236802A (en) | Voltage controlled oscillator |