JPH0125095B2 - - Google Patents
Info
- Publication number
- JPH0125095B2 JPH0125095B2 JP10556284A JP10556284A JPH0125095B2 JP H0125095 B2 JPH0125095 B2 JP H0125095B2 JP 10556284 A JP10556284 A JP 10556284A JP 10556284 A JP10556284 A JP 10556284A JP H0125095 B2 JPH0125095 B2 JP H0125095B2
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- peripheral control
- vector
- processor
- control device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10556284A JPS60250455A (ja) | 1984-05-24 | 1984-05-24 | 割り込み処理方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10556284A JPS60250455A (ja) | 1984-05-24 | 1984-05-24 | 割り込み処理方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60250455A JPS60250455A (ja) | 1985-12-11 |
| JPH0125095B2 true JPH0125095B2 (enrdf_load_stackoverflow) | 1989-05-16 |
Family
ID=14410976
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10556284A Granted JPS60250455A (ja) | 1984-05-24 | 1984-05-24 | 割り込み処理方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60250455A (enrdf_load_stackoverflow) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0789321B2 (ja) * | 1986-02-10 | 1995-09-27 | 株式会社日立製作所 | データ処理装置の割り込み処理方法 |
| JPH0528439Y2 (enrdf_load_stackoverflow) * | 1987-04-01 | 1993-07-21 |
-
1984
- 1984-05-24 JP JP10556284A patent/JPS60250455A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60250455A (ja) | 1985-12-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4602327A (en) | Bus master capable of relinquishing bus on request and retrying bus cycle | |
| EP0313097B1 (en) | Microcomputer system including master processor and slave processor | |
| JPH0354375B2 (enrdf_load_stackoverflow) | ||
| US4348722A (en) | Bus error recognition for microprogrammed data processor | |
| JPH0496163A (ja) | Dmaコントローラ | |
| US4317171A (en) | LSI Microprocessor having an error processing circuit | |
| US5293384A (en) | Microprocessor bus interface protocol analyzer | |
| US4580213A (en) | Microprocessor capable of automatically performing multiple bus cycles | |
| JPH0125095B2 (enrdf_load_stackoverflow) | ||
| JPH0572634B2 (enrdf_load_stackoverflow) | ||
| JP2584903B2 (ja) | 外部装置制御方式 | |
| JPH0644209B2 (ja) | バス変換装置 | |
| JP2539064B2 (ja) | マイクロプロセッサ | |
| JPS62269237A (ja) | デ−タプロセツサ | |
| JPH0423049A (ja) | バスサイクル再実行方法 | |
| JPH0147818B2 (enrdf_load_stackoverflow) | ||
| JP2667285B2 (ja) | 割込制御装置 | |
| JP3087481B2 (ja) | イン・サーキット・エミュレータ | |
| JPH04156648A (ja) | レディ信号監視装置 | |
| JPS63257856A (ja) | シリアル通信方式 | |
| JPH03225458A (ja) | Dma制御方式 | |
| JPH03158946A (ja) | データ転送のリトライ制御が可能なプロセッサシステム | |
| JPH01292451A (ja) | 情報処理装置 | |
| JPH0782447B2 (ja) | Dmaデータ転送制御装置 | |
| JPS59226541A (ja) | 伝送方法 |