JPH01173983A - Method for simulating image and voice - Google Patents

Method for simulating image and voice

Info

Publication number
JPH01173983A
JPH01173983A JP62330573A JP33057387A JPH01173983A JP H01173983 A JPH01173983 A JP H01173983A JP 62330573 A JP62330573 A JP 62330573A JP 33057387 A JP33057387 A JP 33057387A JP H01173983 A JPH01173983 A JP H01173983A
Authority
JP
Japan
Prior art keywords
signal
video
audio
memory
video signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62330573A
Other languages
Japanese (ja)
Inventor
Masaru Hasegawa
勝 長谷川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toko Inc
Original Assignee
Toko Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toko Inc filed Critical Toko Inc
Priority to JP62330573A priority Critical patent/JPH01173983A/en
Publication of JPH01173983A publication Critical patent/JPH01173983A/en
Pending legal-status Critical Current

Links

Landscapes

  • Television Signal Processing For Recording (AREA)

Abstract

PURPOSE:To synchronize a video signal and a sound signal by writing the vertical synchronizing signal of the video signal to the redundant bit of an audio memory, detecting the vertical synchronizing signal, and controlling the time bases of the video signal and the sound signal. CONSTITUTION:A marker signal is written to the redundant bit of an audio memory 23 by the signal of a sampling signal generator 31. As the marker signal, a method to write eight continuous 0 pulses 42 correspondingly to a vertical synchronizing signal 41, etc., can be adopted. At the time of a reproducing, this marker signal (pulse) is detected, the time base is prepared by a counter 32 and transmitted to a processing computer 33 by either an interrupting signal or a status signal, and the time difference between the video signal and the sound signal is controlled by this processing computer 33. Thus, the time difference between the video signal and the sound signal can be corrected at the time of the reproducing, and the complete synchronization can be obtained.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明は、映像と同時に音声をデジタル化し、これをシ
ミュレーションする方法に係るもので、特に映像と音声
の出力の時間差を補正する方法に関するものである。
[Detailed Description of the Invention] [Field of Industrial Application] The present invention relates to a method of digitizing audio simultaneously with video and simulating this, and particularly relates to a method of correcting the time difference between the output of video and audio. It is.

(従来技術とその問題点) テレビジョンの映像信号をAD変換してデジタル信号と
し、これをメモリに記録し、このデジタル信号を読み出
して各種の処理を行うシミュレーション装Wが用いられ
ている。
(Prior Art and its Problems) A simulation device W is used that AD converts a television video signal into a digital signal, records this in a memory, reads out this digital signal, and performs various processing.

これまで、映像信号と音声信号を同時に処理する装置は
現れておらず、映像信号と音声信号を別個のシミュレー
ション装置で処理している。しかし、映像信号と音声信
号を同時にシミュレーションする装置の要求も高まって
いる。
Until now, there has not been a device that processes video signals and audio signals simultaneously, and the video signals and audio signals are processed by separate simulation devices. However, there is also an increasing demand for a device that simultaneously simulates a video signal and an audio signal.

映像信号、音声信号をそれぞれデジタル化し、これを記
録する際には、データ圧縮を行うが、映像信号と音声信
号では圧縮率が異なる。したがって、再生時にそのまま
読み出しただけでは映像13号と音声信号の同期を取る
ことはできない。
When a video signal and an audio signal are each digitized and recorded, data compression is performed, but the compression ratio is different for the video signal and the audio signal. Therefore, it is not possible to synchronize video No. 13 and the audio signal by simply reading it out as is during playback.

映像信号には、同期信号が付加されているので時間関係
を把握するのは容易であるが、音声信号は連続信号であ
り、時間軸の把握ができない。
Since a synchronization signal is added to the video signal, it is easy to understand the time relationship, but the audio signal is a continuous signal, and the time axis cannot be understood.

このような理由から、映像信号と音声信号を同時にシミ
ュレーションする際には、音声信号の時間軸を把握でき
るような手段が必要となる。
For these reasons, when simulating a video signal and an audio signal simultaneously, a means that can grasp the time axis of the audio signal is required.

〔目的〕〔the purpose〕

本発明は、上記のような問題を解決して、映像信号と音
声信号の時間差を制御できる、映像・音声シミュレーシ
ョン方法を提供することを目的とする。
An object of the present invention is to provide a video/audio simulation method that can solve the above problems and control the time difference between a video signal and an audio signal.

また、複雑な装置等を必要とせず、僅かな機能の付加の
みによって実現することを目的とする。
Furthermore, the present invention is intended to be realized by adding only a small number of functions without requiring any complicated equipment or the like.

〔問題点を解決するための手段〕[Means for solving problems]

本発明は、音声信号をデジタル化してメモリに記録する
際に、映像信号の垂直同期信号を付加して記録し、再生
時にこの信号を利用して時間差を制御するものである。
According to the present invention, when an audio signal is digitized and recorded in a memory, a vertical synchronization signal of a video signal is added and recorded, and this signal is used during playback to control the time difference.

すなわち、映像信号と音声信号をそれぞれAD変換して
ビデオメモリとオーディオメモリに記録し、該ビデオメ
モリとオーディオメモリに記録された信号をDA変換し
て映像出力信号と音声出力信号を得る映像・音声シミュ
レーション方法において、該オーディオメモリの冗長ビ
ットに映像信号の垂直同期信号を書き込み、当該垂直同
期信号を検出して映像信号と音声信号の時間軸を制御す
ることに特徴を有するものである。
That is, video/audio converts a video signal and an audio signal into AD and records them in a video memory and an audio memory, respectively, and converts the signals recorded in the video memory and audio memory into a DA to obtain a video output signal and an audio output signal. The simulation method is characterized in that a vertical synchronization signal of a video signal is written in redundant bits of the audio memory, and the vertical synchronization signal is detected to control the time axis of the video signal and the audio signal.

これによって、映像信号と音声信号の同期を得るもので
ある。
This achieves synchronization between the video signal and the audio signal.

〔実施例〕〔Example〕

以下、図面を参照して、本発明の実施例について説明す
る。
Embodiments of the present invention will be described below with reference to the drawings.

第1図は、本発明の実施例を示すブロック図である。映
像入力端子からアナログ映像信号が入力され、入力回路
11で処理され、AD変換器12においてデジタル信号
に変換される。このデジタル信号はICメモリを用いた
ビデオメモ1月3に書き込まれて記録される。
FIG. 1 is a block diagram showing an embodiment of the present invention. An analog video signal is input from a video input terminal, processed by an input circuit 11, and converted into a digital signal by an AD converter 12. This digital signal is written and recorded in a video memo using an IC memory.

再生時には、ビデオメモ1月3のデジタル信号を読み出
し、これをDA変換器14によってアナログ映像信号に
変換し、出力回路15において処理されて映像出力が得
られる。
During playback, the digital signal of the video memo January 3 is read out, converted into an analog video signal by the DA converter 14, and processed in the output circuit 15 to obtain a video output.

同様に、音声入力端子からアナログ音声信号が入力され
、入力回路21で処理され、AD変換器22においてデ
ジタル信号に変換される。このデジタル信号はICメモ
リを用いたオーディオメモリ23に書き込まれて記録さ
れる。
Similarly, an analog audio signal is input from the audio input terminal, processed by the input circuit 21, and converted into a digital signal by the AD converter 22. This digital signal is written and recorded in the audio memory 23 using an IC memory.

再生時には、オーディオメモリ23のデジタル信号を読
み出し、これをDA変換器24によってアナログ音声信
号に変換し、出力回路25において処理され、音声出力
が得られる。
During playback, the digital signal in the audio memory 23 is read out, converted into an analog audio signal by the DA converter 24, and processed in the output circuit 25 to obtain an audio output.

映像信号は標本化信号発生器31から常時発生しており
、NTSC方式の場合、水平同期信号(HD)は15.
750H2、垂直同期信号(VD)は5Qllzである
。+10信号を2.8倍すると44,100tlzとな
り、この周波数で音声の標本化を行う。これによって、
lフレーム間には、L470音素を得ることができる。
The video signal is constantly generated from the sampling signal generator 31, and in the case of the NTSC system, the horizontal synchronization signal (HD) is 15.
750H2, the vertical synchronization signal (VD) is 5Qllz. When the +10 signal is multiplied by 2.8, it becomes 44,100 tlz, and the audio is sampled at this frequency. by this,
Between l frames, L470 phonemes can be obtained.

上記のような、映像信号と音声信号の処理にあたっては
、データ圧縮が行われ、時間軸が変更されてメモリに記
録される。したがって、再生時には時間軸を補正する、
すなわち時間差を制御することが必要となる。
When processing video and audio signals as described above, data compression is performed, and the time axis is changed before being recorded in memory. Therefore, the time axis is corrected during playback.
In other words, it is necessary to control the time difference.

映像信号においては、各フィールド間に垂直同期信号が
記録されている。音声信号にはそのような信号がないの
で、映像信号の垂直同期信号(VD)に同期したマーカ
を付加して記録する。すなわち、標本化信号発生器31
の信号によって、オーディオメモリ23の冗長ビットに
マーカ信号を書き込む。
In the video signal, a vertical synchronization signal is recorded between each field. Since there is no such signal in the audio signal, a marker synchronized with the vertical synchronization signal (VD) of the video signal is added and recorded. That is, the sampling signal generator 31
A marker signal is written into the redundant bit of the audio memory 23 according to the signal.

音声の量子化は、ダイナミックレンジの関係から16ビ
ノトとされている。ダイナミックレンジを重視する場合
で、オーディオメモリ内に相対番地で言き込み、読み出
すときには、冗長ビットを設けてここに1フイーマドマ
ーカを書き込んでおく。
Audio quantization is set to 16 bits due to dynamic range. In cases where dynamic range is important, a relative address is written into the audio memory and when read out, a redundant bit is provided and one field marker is written there.

マーカ信号としては、第2図のように、垂直同期信号4
1に対応して、8個の連続するOパルス42を書き込む
などの方法を採ればよい。
As a marker signal, as shown in FIG.
1, a method such as writing eight consecutive O pulses 42 may be adopted.

再生時に、このマーカ信号(パルス)を検出して、時間
軸をカウンタ32によって作成し、割り込みまたはステ
ィタス信号によって処理計算機33に伝送し、この処理
計算機33によって映像信号と音声信号の時間差を制御
する。
During playback, this marker signal (pulse) is detected, a time axis is created by the counter 32, and transmitted to the processing computer 33 by an interrupt or status signal, and the processing computer 33 controls the time difference between the video signal and the audio signal. .

これによって、再生時に映像信号と音声信号の時間差が
補正されて、完全な同期が得られる。
As a result, the time difference between the video signal and the audio signal is corrected during playback, and perfect synchronization can be achieved.

本発明は、NTSC,PAL、HDTV方弐等、垂直同
期信号の同期が異なるいずれの方式にも対応が可能であ
る。
The present invention can be applied to any system in which synchronization of vertical synchronization signals differs, such as NTSC, PAL, and HDTV.

〔効果〕〔effect〕

本発明によれば、映像信号と音声信号の再生時の同期、
すなわち時間差の制御を行うことができる。したがって
、映像信号と音声信号を同時にシミュレーションできる
装置が容易に得られる。
According to the present invention, synchronization during reproduction of a video signal and an audio signal;
In other words, the time difference can be controlled. Therefore, a device capable of simultaneously simulating video signals and audio signals can be easily obtained.

また、特別な手段を必要とせず、僅かな機能の付加のみ
によって実現できる利点もある。
Another advantage is that it can be realized by adding only a small number of functions without requiring any special means.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の実施例示すブロック図、第2図は信号
波形の説明図である。 11.21・・・・・・入力回路 12.22・・・・・・AD変換器 13・・・・・・・・・ ビデオメモリ23・・・・・
・・・・オーディオメモリ14.24・・・・・・DA
変換器 15.25・・・・・・出力回路 32・・・・・・・・・カウンタ 33・・・・・・・・・処理計算機 系1図
FIG. 1 is a block diagram showing an embodiment of the present invention, and FIG. 2 is an explanatory diagram of signal waveforms. 11.21... Input circuit 12.22... AD converter 13... Video memory 23...
...Audio memory 14.24...DA
Converter 15.25...Output circuit 32...Counter 33...Processing computer system 1 diagram

Claims (1)

【特許請求の範囲】[Claims] 映像信号と音声信号をそれぞれAD変換してビデオメモ
リとオーディオメモリに記録し、該ビテオメモリとオー
ディオメモリに記録された信号をDA変換して映像出力
信号と音声出力信号を得る映像・音声シミュレーション
方法において、該オーディオメモリの冗長ビットに映像
信号の垂直同期信号を書き込み、当該垂直同期信号を検
出して映像信号と音声信号の時間軸を制御することを特
徴とする映像・音声シミュレーション方法。
In a video/audio simulation method in which a video signal and an audio signal are respectively AD converted and recorded in a video memory and an audio memory, and the signals recorded in the video memory and audio memory are DA converted to obtain a video output signal and an audio output signal. A video/audio simulation method, comprising: writing a vertical synchronization signal of a video signal into redundant bits of the audio memory, and detecting the vertical synchronization signal to control the time axis of the video signal and the audio signal.
JP62330573A 1987-12-26 1987-12-26 Method for simulating image and voice Pending JPH01173983A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62330573A JPH01173983A (en) 1987-12-26 1987-12-26 Method for simulating image and voice

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62330573A JPH01173983A (en) 1987-12-26 1987-12-26 Method for simulating image and voice

Publications (1)

Publication Number Publication Date
JPH01173983A true JPH01173983A (en) 1989-07-10

Family

ID=18234163

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62330573A Pending JPH01173983A (en) 1987-12-26 1987-12-26 Method for simulating image and voice

Country Status (1)

Country Link
JP (1) JPH01173983A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5648771A (en) * 1979-09-29 1981-05-02 Toshiba Corp Recording disk and synchronous controller for its reproduced signal
JPS6412779A (en) * 1987-07-07 1989-01-17 Pioneer Electronic Corp Information recording and reproducing system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5648771A (en) * 1979-09-29 1981-05-02 Toshiba Corp Recording disk and synchronous controller for its reproduced signal
JPS6412779A (en) * 1987-07-07 1989-01-17 Pioneer Electronic Corp Information recording and reproducing system

Similar Documents

Publication Publication Date Title
US5452022A (en) Image signal storage device for a still video apparatus
US4792863A (en) Apparatus for recording still image with random noise minimized
JPS62243490A (en) Method and apparatus for video editing and processing
EP0369892A2 (en) Dropout detecting circuit
JPH01173983A (en) Method for simulating image and voice
JPH0898131A (en) Dubbing device and copy guard signal insertion device
JPH0251983A (en) Still picture recorder
JP3050149B2 (en) Video recording and playback device
JPH01173982A (en) Method for simulating image and voice
KR100266609B1 (en) Digital field switching circuit in image signal processor
KR900008244Y1 (en) Recording and reproducing circuit of magnetic recording and reproducing apparatus
JPS6074883A (en) Video recording and reproducing system
JPH0723341A (en) Signal synchronizing device
JPS63272191A (en) Time base variance correcting circuit
JP3156566B2 (en) Video signal recording device
JP2584784B2 (en) Digital signal recording device
JP2517060B2 (en) Video signal processing device
JPS62230288A (en) Video signal processor
JPS6190596A (en) Field delay device
JPS623470A (en) Video signal recording medium and its reproducing device
JPH03109885A (en) Characteristic correction device
JPS6367997A (en) Time base correcting device
JPS588189B2 (en) Image display/recording method
JPH03183284A (en) Address controller for vtr for hi-vision
JPS604385A (en) Time base expanding device