JPH01167731U - - Google Patents
Info
- Publication number
- JPH01167731U JPH01167731U JP6426888U JP6426888U JPH01167731U JP H01167731 U JPH01167731 U JP H01167731U JP 6426888 U JP6426888 U JP 6426888U JP 6426888 U JP6426888 U JP 6426888U JP H01167731 U JPH01167731 U JP H01167731U
- Authority
- JP
- Japan
- Prior art keywords
- output
- controlled oscillator
- voltage
- frequency
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6426888U JPH075703Y2 (ja) | 1988-05-16 | 1988-05-16 | 信号発生回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP6426888U JPH075703Y2 (ja) | 1988-05-16 | 1988-05-16 | 信号発生回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH01167731U true JPH01167731U (enExample) | 1989-11-27 |
| JPH075703Y2 JPH075703Y2 (ja) | 1995-02-08 |
Family
ID=31289742
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6426888U Expired - Lifetime JPH075703Y2 (ja) | 1988-05-16 | 1988-05-16 | 信号発生回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH075703Y2 (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02226913A (ja) * | 1989-02-28 | 1990-09-10 | Fujitsu Ltd | ディジタルミキサを含むpllのデッドロック現象防止回路 |
| JP2006174303A (ja) * | 2004-12-17 | 2006-06-29 | Seiko Npc Corp | 周波数シンセサイザ及びその基準信号位相設定方法 |
-
1988
- 1988-05-16 JP JP6426888U patent/JPH075703Y2/ja not_active Expired - Lifetime
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02226913A (ja) * | 1989-02-28 | 1990-09-10 | Fujitsu Ltd | ディジタルミキサを含むpllのデッドロック現象防止回路 |
| JP2006174303A (ja) * | 2004-12-17 | 2006-06-29 | Seiko Npc Corp | 周波数シンセサイザ及びその基準信号位相設定方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH075703Y2 (ja) | 1995-02-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH01167731U (enExample) | ||
| CA2192881A1 (en) | PLL Circuit and Noise Reduction Means for PLL Circuit | |
| JPS584271Y2 (ja) | サ−チ回路装置 | |
| JPS6236944A (ja) | 搬送波再生方式 | |
| JPS62139138U (enExample) | ||
| JP3062610B2 (ja) | 位相比較器 | |
| SU621060A1 (ru) | Устройство фазовой автоподстройки частоты | |
| JPH0236215U (enExample) | ||
| JP2600668B2 (ja) | クロツク再生回路 | |
| JPH0328834U (enExample) | ||
| JPS6381430U (enExample) | ||
| JPS6381431U (enExample) | ||
| JPH03107828U (enExample) | ||
| JPH03117946U (enExample) | ||
| JPH01142228U (enExample) | ||
| JPS63156187U (enExample) | ||
| JPH03107812U (enExample) | ||
| JPS6438028U (enExample) | ||
| JPH01179629U (enExample) | ||
| JPH02113442U (enExample) | ||
| JPS59104636U (ja) | 周波数シンセサイザ | |
| JPS63111075U (enExample) | ||
| JPS6430920U (enExample) | ||
| JPS63183563U (enExample) | ||
| JPS633644U (enExample) |