JPH01162920U - - Google Patents
Info
- Publication number
- JPH01162920U JPH01162920U JP5918488U JP5918488U JPH01162920U JP H01162920 U JPH01162920 U JP H01162920U JP 5918488 U JP5918488 U JP 5918488U JP 5918488 U JP5918488 U JP 5918488U JP H01162920 U JPH01162920 U JP H01162920U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- polarity
- output
- frequency modulation
- comparison circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000010355 oscillation Effects 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 2
- 101100533323 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) SFM1 gene Proteins 0.000 description 1
Landscapes
- Television Signal Processing For Recording (AREA)
Description
第１図は本考案の一実施例を示すブロツク図、
第２図は実施例の説明に供する信号波形図である
。
１……三角波信号発振回路、２Ａ，２Ｂ……比
較回路、４，５……抵抗加算回路、１０……周波
数変調回路、ＳＦＭ１，ＳＦＭ２……周波数変調
信号。
FIG. 1 is a block diagram showing an embodiment of the present invention.
FIG. 2 is a signal waveform diagram for explaining the embodiment. 1... Triangular wave signal oscillation circuit, 2A, 2B... Comparison circuit, 4, 5... Resistance addition circuit, 10... Frequency modulation circuit, SFM1 , SFM2 ... Frequency modulation signal.
Claims (1)
る第１及び第２の三角波信号を発生する三角波信
号発振回路と、 上記第１の三角波信号及び第１の基準電圧を電
圧比較する第１の比較回路と、 上記第２の三角波信号及び第２の基準電圧を電
圧比較する第２の比較回路と、 上記第１の比較回路の第１の極性の出力及び当
該第１の極性に対して逆極性の上記第２の比較回
路の第２の極性の出力を所定比率で加算する加算
回路と を具え、上記加算回路の出力信号として第３高調
波成分を抑制させた周波数変調信号を得る ことを特徴とする周波数変調回路。 (2) 第１項記載の周波数変調回路において、第
１の比較回路の第２の極性の出力及び第２の比較
回路の第１の極性の出力を所定比率で加算する第
１の加算回路と、 上記第１の比較回路の第１の極性の出力及び上
記第２の比較回路の第２の極性の出力を所定比率
で加算する第２の加算回路と を具え、上記第１及び第２の加算回路の出力信号
として第３の高調波成分を低減させた第１及び第
２の互いに逆位相の周波数変調信号を得る ことを特徴とする周波数変調回路。[Claims for Utility Model Registration] (1) A triangular wave signal oscillation circuit that generates first and second triangular wave signals having mutually different phases in accordance with an input video signal, and the first triangular wave signal and the first reference. a first comparison circuit that compares voltages; a second comparison circuit that compares voltages of the second triangular wave signal and a second reference voltage; a first polarity output of the first comparison circuit; an adder circuit that adds the output of the second polarity of the second comparator circuit, which has the opposite polarity to the first polarity, at a predetermined ratio, and suppresses the third harmonic component as the output signal of the adder circuit. A frequency modulation circuit characterized in that it obtains a frequency modulation signal. (2) In the frequency modulation circuit described in paragraph 1, the first addition circuit adds the second polarity output of the first comparison circuit and the first polarity output of the second comparison circuit at a predetermined ratio; , a second addition circuit that adds the first polarity output of the first comparison circuit and the second polarity output of the second comparison circuit at a predetermined ratio; 1. A frequency modulation circuit characterized in that first and second frequency modulation signals having mutually opposite phases and having a reduced third harmonic component are obtained as output signals of an adder circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5918488U JPH01162920U (en) | 1988-04-29 | 1988-04-29 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP5918488U JPH01162920U (en) | 1988-04-29 | 1988-04-29 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01162920U true JPH01162920U (en) | 1989-11-14 |
Family
ID=31284968
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5918488U Pending JPH01162920U (en) | 1988-04-29 | 1988-04-29 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01162920U (en) |
-
1988
- 1988-04-29 JP JP5918488U patent/JPH01162920U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH01162920U (en) | ||
| JPS6165883U (en) | ||
| JPH057648Y2 (en) | ||
| JPH0348925U (en) | ||
| JPH0339962Y2 (en) | ||
| JPH0342746Y2 (en) | ||
| JPS6172684U (en) | ||
| JPS60190018A (en) | Frequency multiplier circuit | |
| JPS63275220A (en) | Multiplication circuit | |
| JPS61141988U (en) | ||
| JPH01180897U (en) | ||
| JPH02130124U (en) | ||
| JPH02106729U (en) | ||
| JPS6295336U (en) | ||
| JPS6423114U (en) | ||
| JPS61163439U (en) | ||
| JPS59127344U (en) | exciter | |
| JPS6440913U (en) | ||
| JPS6340026U (en) | ||
| JPS59177241U (en) | phase comparator | |
| JPS6369005A (en) | Magnetic recording circuit | |
| JPS59195566U (en) | speed detection device | |
| JPH03111012U (en) | ||
| JPH0419869U (en) | ||
| JPS61149363U (en) |