JPH01151625U - - Google Patents
Info
- Publication number
- JPH01151625U JPH01151625U JP4825888U JP4825888U JPH01151625U JP H01151625 U JPH01151625 U JP H01151625U JP 4825888 U JP4825888 U JP 4825888U JP 4825888 U JP4825888 U JP 4825888U JP H01151625 U JPH01151625 U JP H01151625U
- Authority
- JP
- Japan
- Prior art keywords
- charging
- transistor
- discharging circuit
- diode
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000003990 capacitor Substances 0.000 claims description 2
- 238000007599 discharging Methods 0.000 claims 3
- 238000010586 diagram Methods 0.000 description 2
Description
第１図は本考案の一実施例による単安定マルチ
バイブレータの回路図、第２図は従来の単安定マ
ルチバイブレータを示す回路図、第３図ａ，ｂ，
ｃは第１図におけるトリガ入力端子の波形、トラ
ンジスタ２のベース電圧の波形および出力端子Ｑ
のパルス信号波形を示すタイムチヤートである。
１，２……トランジスタ、３……コンデンサ、
４，５，６，７……抵抗、８，９……ダイオード
。
Fig. 1 is a circuit diagram of a monostable multivibrator according to an embodiment of the present invention, Fig. 2 is a circuit diagram showing a conventional monostable multivibrator, and Figs. 3 a, b,
c is the waveform of the trigger input terminal in Fig. 1, the waveform of the base voltage of transistor 2, and the output terminal Q.
2 is a time chart showing the pulse signal waveform of . 1, 2...transistor, 3...capacitor,
4, 5, 6, 7...resistance, 8, 9...diode.
Claims (1)
オードを介して出力端に接続された第１のトラン
ジスタと、前記充放電回路が入力端に接続された
第２のトランジスタとを備え、前記ダイオードの
アノードカソード回路が前記充放電回路と前記第
１のトランジスタのコレクタとの間に接続された
ことを特徴とする単安定マルチバイブレータ。 A charging/discharging circuit including a resistor and a capacitor includes a first transistor connected to an output terminal via a diode, and a second transistor connected to an input terminal of the charging/discharging circuit, and the anode and cathode of the diode are connected to each other. A monostable multivibrator, characterized in that a circuit is connected between the charging/discharging circuit and the collector of the first transistor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4825888U JPH01151625U (en) | 1988-04-12 | 1988-04-12 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4825888U JPH01151625U (en) | 1988-04-12 | 1988-04-12 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01151625U true JPH01151625U (en) | 1989-10-19 |
Family
ID=31274417
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4825888U Pending JPH01151625U (en) | 1988-04-12 | 1988-04-12 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01151625U (en) |
-
1988
- 1988-04-12 JP JP4825888U patent/JPH01151625U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH01151625U (en) | ||
| JPS61147460U (en) | ||
| JPH0174632U (en) | ||
| JPH0236226U (en) | ||
| JPS6195127U (en) | ||
| JPS6381422U (en) | ||
| JPS6128077U (en) | monocycle pulse generator | |
| JPS63102328U (en) | ||
| JPS6232656U (en) | ||
| JPS6341915U (en) | ||
| JPS6423170U (en) | ||
| JPS59154672U (en) | Impulse peak value holding measurement circuit | |
| JPS5816921U (en) | level conversion circuit | |
| JPS6268336U (en) | ||
| JPS63114523U (en) | ||
| JPS6428071U (en) | ||
| JPS6195128U (en) | ||
| JPS6399917U (en) | ||
| JPS617227U (en) | charging circuit | |
| JPS61136616U (en) | ||
| JPS6247234U (en) | ||
| JPS6123740U (en) | Digital/analog conversion circuit | |
| JPS6338074U (en) | ||
| JPS6393787U (en) | ||
| JPS62151234U (en) |