JPH01140805A - Dc/dc converter - Google Patents
Dc/dc converterInfo
- Publication number
- JPH01140805A JPH01140805A JP62298994A JP29899487A JPH01140805A JP H01140805 A JPH01140805 A JP H01140805A JP 62298994 A JP62298994 A JP 62298994A JP 29899487 A JP29899487 A JP 29899487A JP H01140805 A JPH01140805 A JP H01140805A
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- input
- circuit
- transistor
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000006243 chemical reaction Methods 0.000 claims abstract description 18
- 238000000098 azimuthal photoelectron diffraction Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 1
Landscapes
- Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
本発明は、直流直流変換回路の出力電圧制限手段に関す
る。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to output voltage limiting means for a DC-DC conversion circuit.
本発明は、直流直流変換装置の出力電圧の上限および下
限を制限する手段において、
直流直流変換装置の入力端に電流切換形オア回路と可変
電流源を挿入することにより、上限および下限の制限値
を自在に設定することができるようにしたものである。The present invention provides means for limiting the upper and lower limits of the output voltage of a DC-DC converter, by inserting a current switching type OR circuit and a variable current source into the input terminal of the DC-DC converter, thereby increasing the upper and lower limit limits. can be set freely.
直流直流変換回路の用途は広いが、近年、光通信分野に
利用される受光素子の一つであるAPDのバイアス回路
としても用いられる。従来例回路では、直流直流変換回
路の入力端に最小出力電圧設定回路が設けられてAPD
の最低動作電圧を保証していた。Although DC-DC conversion circuits have a wide range of uses, in recent years they have also been used as bias circuits for APDs, which are one of the light-receiving elements used in the field of optical communications. In the conventional circuit, a minimum output voltage setting circuit is provided at the input end of the DC-DC conversion circuit, and the APD
guaranteed minimum operating voltage.
しかし、従来例回路では最大出力電圧クリップ回路は特
に設けられていないので、誤って直流直流変換回路の入
力電圧を高く設定した場合にAPDに印加されるバイア
ス電圧が高くなり過ぎてAPDを破壊する危険性が生ず
る欠点がある。一方、電圧クリップ手段としてダイオー
ドまたはツェナーダイオードが一般に用いられるが、A
PDに印加できる最大電圧は各APDによって異なって
いるにもかかわらずクリップ電圧を自由に設定できない
ので、用途に融通性がない欠点がある。However, the conventional circuit does not have a maximum output voltage clipping circuit, so if the input voltage of the DC-DC conversion circuit is set high by mistake, the bias voltage applied to the APD will become too high and destroy the APD. There are drawbacks that pose risks. On the other hand, a diode or Zener diode is generally used as voltage clipping means, but A
Although the maximum voltage that can be applied to the PD differs depending on each APD, the clipping voltage cannot be set freely, so there is a drawback that there is no flexibility in use.
本発明はこのような除去するもので、直流直流変換回路
の入力端に与えられる電圧の上下限値を自在に変更設定
することができる直流直流変換装置を提供することを目
的とする。SUMMARY OF THE INVENTION An object of the present invention is to provide a DC-DC converter that can freely change and set the upper and lower limits of the voltage applied to the input terminal of a DC-DC converter circuit.
本発明は、入力電極が共通電位に接続され、制御電極が
入力端子に接続された第一トランジスタ、入力電極が共
通電位に抵抗を介して接続されかつ直流直流変換手段の
入力端に接続され、制御電極が基準電圧源に接続された
第二トランジスタ、入力電極がこの第二トランジスタの
入力電極に接続され、制御電極がレベル調整ができる電
圧源に接続された第三トランジスタおよび上記第一、第
二および第三トランジスタの出力電極に接続された定電
流源を有するオア回路と、上記第二トランジスタの入力
電極に接続された可変電流源とを備えたことを特徴とす
る。The present invention provides a first transistor having an input electrode connected to a common potential and a control electrode connected to an input terminal, an input electrode connected to a common potential via a resistor and connected to an input end of a DC-DC conversion means, a second transistor having a control electrode connected to a reference voltage source; a third transistor having an input electrode connected to the input electrode of the second transistor; and a third transistor having a control electrode connected to a level-adjustable voltage source; The present invention is characterized by comprising an OR circuit having a constant current source connected to the output electrodes of the second and third transistors, and a variable current source connected to the input electrode of the second transistor.
オア回路のダイナミックレンジで決定される第二トラン
ジスタの入力電極電位で直流直流変換回路の入力端の電
圧の上限がクリップされ、さらに、この第二トランジス
タの入力電極と共通電位線との間に挿入された抵抗に可
変電流源から所定の電流を与えて電圧降下を発生させる
ことによりこのクリップ電圧のレベルを変化させること
ができる。The upper limit of the voltage at the input terminal of the DC-DC conversion circuit is clipped by the input electrode potential of the second transistor determined by the dynamic range of the OR circuit, and the input electrode of the second transistor is further inserted between the input electrode of the second transistor and the common potential line. The level of this clipped voltage can be changed by applying a predetermined current from a variable current source to the clipped resistor to generate a voltage drop.
また、第三トランジスタの調整端子に印加される調整電
圧より低い直流電圧が入力端子に与えられても、調整電
圧で決まる下限電圧で直流直流変換回路に与えられる電
圧の下限値は制限される。Further, even if a DC voltage lower than the adjustment voltage applied to the adjustment terminal of the third transistor is applied to the input terminal, the lower limit value of the voltage applied to the DC-DC conversion circuit is limited by the lower limit voltage determined by the adjustment voltage.
以下、本発明の一実施例を図面に基づき説明する。第1
図は、この実施例の構成を示す回路図である。Hereinafter, one embodiment of the present invention will be described based on the drawings. 1st
The figure is a circuit diagram showing the configuration of this embodiment.
この実施例は、第1図に示すように、直流電圧が印加さ
れる入力端子10と、この入力端子に印加された直流電
圧を異なるレベルの直流電圧に変換する変換手段である
直流直流変換回路1と、入力電極が共通電位に接続され
、制御電極が入力端子10に接続された第一トランジス
タフ、入力電極が共通電位にコレクタ抵抗4を介して接
続されかつ上記変換手段の入力端に接続され、制御電極
が基準電圧源に接続された第二トランジスタ7、入力電
極がこの第二トランジスタ70入力電極(=接続され、
制御電極がレベル調整のできる電圧源に接続された第三
トランジスタ6および第一、第二および第三トランジス
タ7.8および6の出力電極に接続された定電流源9を
有するオア回路である電流切換形オア回路2と、第二ト
ラフジスフ80入力電極に接続された可変電流源3とを
備える。As shown in FIG. 1, this embodiment includes an input terminal 10 to which a DC voltage is applied, and a DC-DC conversion circuit that is a conversion means for converting the DC voltage applied to this input terminal into a DC voltage of a different level. 1, a first transistor whose input electrode is connected to the common potential and whose control electrode is connected to the input terminal 10, whose input electrode is connected to the common potential via the collector resistor 4 and connected to the input terminal of the conversion means; a second transistor 7 whose control electrode is connected to a reference voltage source; an input electrode of this second transistor 70 (=connected;
The current is an OR circuit with a third transistor 6 whose control electrode is connected to a level-adjustable voltage source and a constant current source 9 which is connected to the output electrodes of the first, second and third transistors 7.8 and 6. It comprises a switched OR circuit 2 and a variable current source 3 connected to the second trough 80 input electrode.
すなわち、直流直流変換回路1の入力側に電流切換形オ
ア回路(以下、オア回路という。)2が縦続接続され、
オア回路2のコレクタ抵抗4とエミッタ電源端子15と
の間に可変電流源3が接続される。That is, a current switching type OR circuit (hereinafter referred to as an OR circuit) 2 is cascade-connected to the input side of the DC-DC conversion circuit 1.
A variable current source 3 is connected between the collector resistor 4 of the OR circuit 2 and the emitter power supply terminal 15.
直流直流変換回路1の入出力特性は、第2図に示すよう
に、入力電圧に応じて出力電圧が単調増加する特性であ
る。これに対し、入力側にオア回路2を接続すると、オ
ア回路2のダイナミックレンジで決定される電圧すなわ
ち0点の電圧がグランド電位になってこの電位に出力電
圧がクリップされる。この状態を第3図の入出力特性已
に示す。As shown in FIG. 2, the input/output characteristics of the DC/DC conversion circuit 1 are such that the output voltage monotonically increases in accordance with the input voltage. On the other hand, when the OR circuit 2 is connected to the input side, the voltage determined by the dynamic range of the OR circuit 2, that is, the voltage at the 0 point becomes the ground potential, and the output voltage is clipped to this potential. This state is shown in the input/output characteristics in FIG.
さらに、コレクタ抵抗4とエミッタ電源端子15との間
に可変電流源3を接続して電流■を流すと、コレクタ抵
抗4で生じる電圧降下分だけ0点の電圧が下がり、第3
図の入出力特性Cに示すように、最大クリップ電圧が下
がる。Furthermore, when the variable current source 3 is connected between the collector resistor 4 and the emitter power supply terminal 15 and a current ■ is caused to flow, the voltage at the 0 point decreases by the voltage drop caused by the collector resistor 4, and the third
As shown in the input/output characteristic C in the figure, the maximum clip voltage decreases.
一方、オア回路2の調整端子11の電圧をVAnJ’s
入力端子10の電圧をVBとすると、VIN>VAII
Jの電圧範囲ではV!にの電圧に基づき出力電圧は変化
するが、Vt、I≦V A D Jの電圧範囲ではVI
Nが変化しても出力電圧は一定になり、第4図に示す入
力特性になる。したがって、電圧V A D Jを調整
して出力最低電圧を制御することができ、第4図に示す
ように、電圧VADJを上げると入出力特性りから人出
力持性Eに変化する。On the other hand, the voltage at the adjustment terminal 11 of the OR circuit 2 is set to VAnJ's
If the voltage of input terminal 10 is VB, then VIN>VAII
In the voltage range of J, V! The output voltage changes based on the voltage of Vt, but in the voltage range of I≦V A D J
Even if N changes, the output voltage remains constant, resulting in the input characteristics shown in FIG. Therefore, the minimum output voltage can be controlled by adjusting the voltage VADJ, and as shown in FIG. 4, when the voltage VADJ is increased, the input/output characteristic changes to the human output characteristic E.
本発明は、以上説明したように、直流直流変換回路の入
力部に二入力の電流切換形オア回路を設け、さらにこの
オア回路のコレクタ抵抗に可変電流源を接続することに
より、出力最大電圧と最小電圧とを自由に調整できるこ
とができる効果がある。As explained above, the present invention provides a two-input current switching type OR circuit at the input section of a DC-DC conversion circuit, and further connects a variable current source to the collector resistor of this OR circuit, thereby achieving a maximum output voltage. This has the effect of being able to freely adjust the minimum voltage.
第1図は本発明実施例の構成を示す回路図。
第2図ないし第4図は本発明実施例の入出力特性を示す
特性図。
1・・・直流直流変換回路、2・・・電流切換形オア回
路、3・・・可変電流源、4.5・・・コレクタ抵抗、
6.7.8・・・トランジスタ、9・・・定電流源、1
0・・・入力端子、11・・・調整端子、12・・・基
準電圧端子、13・・・出力端子、14・・・グランド
端子、15・・・エミッタ電源端子。FIG. 1 is a circuit diagram showing the configuration of an embodiment of the present invention. 2 to 4 are characteristic diagrams showing the input/output characteristics of the embodiment of the present invention. DESCRIPTION OF SYMBOLS 1... DC-DC conversion circuit, 2... Current switching type OR circuit, 3... Variable current source, 4.5... Collector resistance,
6.7.8... Transistor, 9... Constant current source, 1
0...Input terminal, 11...Adjustment terminal, 12...Reference voltage terminal, 13...Output terminal, 14...Ground terminal, 15...Emitter power supply terminal.
Claims (1)
入力端子に印加された直流電圧を異なるレベルの直流電
圧に変換する変換手段(1)とを備えた直流直流変換装
置において、 入力電極が共通電位に接続され、制御電極が上記入力端
子に接続された第一トランジスタ(7)、入力電極が共
通電位に抵抗を介して接続されかつ上記変換手段の入力
端に接続され、制御電極が基準電圧源に接続された第二
トランジスタ(8)、入力電極がこの第二トランジスタ
の入力電極に接続され、制御電極がレベル調整のできる
電圧源に接続された第三トランジスタ(6)および上記
第一、第二および第三トランジスタの出力電極に接続さ
れた定電流源(9)を有するオア回路と、上記第二トラ
ンジスタの入力電極に接続された可変電流源(3)と を備えたことを特徴とする直流直流変換装置。(1) In a DC-DC conversion device comprising an input terminal (10) to which a DC voltage is applied, and a conversion means (1) that converts the DC voltage applied to the input terminal into a DC voltage of a different level, the input a first transistor (7) having an electrode connected to a common potential and a control electrode connected to the input terminal; an input electrode connected to the common potential via a resistor and connected to the input terminal of the converting means; a second transistor (8) whose input electrode is connected to a reference voltage source; a third transistor (6) whose input electrode is connected to the input electrode of this second transistor and whose control electrode is connected to a level-adjustable voltage source; An OR circuit having a constant current source (9) connected to the output electrodes of the first, second and third transistors, and a variable current source (3) connected to the input electrode of the second transistor. A DC-DC converter featuring:
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62298994A JPH01140805A (en) | 1987-11-27 | 1987-11-27 | Dc/dc converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62298994A JPH01140805A (en) | 1987-11-27 | 1987-11-27 | Dc/dc converter |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH01140805A true JPH01140805A (en) | 1989-06-02 |
Family
ID=17866853
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62298994A Pending JPH01140805A (en) | 1987-11-27 | 1987-11-27 | Dc/dc converter |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH01140805A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04135307A (en) * | 1990-09-27 | 1992-05-08 | Nec Corp | Diagonal characteristic circuit |
-
1987
- 1987-11-27 JP JP62298994A patent/JPH01140805A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04135307A (en) * | 1990-09-27 | 1992-05-08 | Nec Corp | Diagonal characteristic circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100700406B1 (en) | Voltage Regulator | |
US9154090B2 (en) | Integrated start-up bias boost for dynamic error vector magnitude enhancement | |
EP0938188A2 (en) | Variable gain amplifier circuit | |
JPH0226883B2 (en) | ||
JP3045747B2 (en) | Low dropout voltage regulator with low common current | |
JP2002153047A (en) | Chopper regulator | |
US5703476A (en) | Reference voltage generator, having a double slope temperature characteristic, for a voltage regulator of an automotive alternator | |
CN113394960A (en) | Power switch circuit | |
JPH01140805A (en) | Dc/dc converter | |
JPS613215A (en) | Integrable load voltage sampling circuit for effective value load average voltage controller | |
JPH0799859B2 (en) | Deflection power transistor drive circuit | |
CN110429801B (en) | Chip control circuit based on SR technology and implementation method | |
US4851759A (en) | Unity-gain current-limiting circuit | |
JPH0630422B2 (en) | Electronic switch | |
JPH0310243B2 (en) | ||
JP3285514B2 (en) | Gain control device | |
JP2624584B2 (en) | Active high-frequency weighting circuit used in noise attenuation circuit | |
EP0720357B1 (en) | Method and apparatus providing high speed video signal limiting | |
JP2624338B2 (en) | Automatic duty adjustment circuit | |
JPH0310413A (en) | Voltage amplitude limiting circuit | |
US5575003A (en) | Current mode AGC system for television tuner | |
JPH03283741A (en) | Signal transfer circuit | |
EP0087602A2 (en) | Variable gain control circuit | |
JPH0210666Y2 (en) | ||
KR970068140A (en) | Electronic volume circuit with output characteristics adjusted |